Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: EDA4 Download
 Description: Digital clock design: dynamic digital display, hour can be preset to 12-hour time display and 24-hour time display a regulatory key target for regulating the number of digits. Regulating the contents of the sensitive, such as the regulation minutes or seconds, hold down the automatic counting, or to pulse count.
 Downloaders recently: [More information of uploader scott7667]
 To Search:
File list (Check if you may need any files):
EDA4\db\add_sub_jlh.tdf
....\..\add_sub_klh.tdf
....\..\mux_1ac.tdf
....\..\prev_cmp_shuzizhong.asm.qmsg
....\..\prev_cmp_shuzizhong.fit.qmsg
....\..\prev_cmp_shuzizhong.map.qmsg
....\..\prev_cmp_shuzizhong.qmsg
....\..\prev_cmp_shuzizhong.sim.qmsg
....\..\prev_cmp_shuzizhong.tan.qmsg
....\..\shuzizhong.asm.qmsg
....\..\shuzizhong.cbx.xml
....\..\shuzizhong.cmp.rdb
....\..\shuzizhong.db_info
....\..\shuzizhong.eco.cdb
....\..\shuzizhong.eds_overflow
....\..\shuzizhong.fit.qmsg
....\..\shuzizhong.fnsim.cdb
....\..\shuzizhong.fnsim.hdb
....\..\shuzizhong.fnsim.qmsg
....\..\shuzizhong.hier_info
....\..\shuzizhong.hif
....\..\shuzizhong.lpc.html
....\..\shuzizhong.lpc.rdb
....\..\shuzizhong.lpc.txt
....\..\shuzizhong.map.cdb
....\..\shuzizhong.map.hdb
....\..\shuzizhong.map.logdb
....\..\shuzizhong.map.qmsg
....\..\shuzizhong.pre_map.cdb
....\..\shuzizhong.pre_map.hdb
....\..\shuzizhong.rtlv.hdb
....\..\shuzizhong.rtlv_sg.cdb
....\..\shuzizhong.rtlv_sg_swap.cdb
....\..\shuzizhong.sgdiff.cdb
....\..\shuzizhong.sgdiff.hdb
....\..\shuzizhong.sim.cvwf
....\..\shuzizhong.sim.hdb
....\..\shuzizhong.sim.qmsg
....\..\shuzizhong.sim.rdb
....\..\shuzizhong.simfam
....\..\shuzizhong.sld_design_entry.sci
....\..\shuzizhong.sld_design_entry_dsc.sci
....\..\shuzizhong.syn_hier_info
....\..\shuzizhong.tan.qmsg
....\..\shuzizhong.tis_db_list.ddb
....\..\shuzizhong.tmw_info
....\..\wed.wsf
....\incremental_db\compiled_partitions\shuzizhong.root_partition.map.kpt
....\..............\README
....\shuzizhong.asm.rpt
....\shuzizhong.done
....\shuzizhong.dpf
....\shuzizhong.fit.rpt
....\shuzizhong.fit.summary
....\shuzizhong.flow.rpt
....\shuzizhong.map.rpt
....\shuzizhong.map.summary
....\shuzizhong.pin
....\shuzizhong.pof
....\shuzizhong.qpf
....\shuzizhong.qsf
....\shuzizhong.qws
....\shuzizhong.sim.rpt
....\shuzizhong.sof
....\shuzizhong.tan.rpt
....\shuzizhong.tan.summary
....\shuzizhong.vhd
....\shuzizhong.vwf
....\incremental_db\compiled_partitions
....\db
....\incremental_db
EDA4
    

CodeBus www.codebus.net