Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuziluji Download
 Description: Pure VHDL files have calendar alarm whole hour to use (you can open the file shizhong.gdf file compilation (I use maxplus))
 Downloaders recently: [More information of uploader chongzi1031]
 To Search:
File list (Check if you may need any files):
课程设计\year.vhd
........\shizhong.gdf
........\smshow.gdf
........\alarms.vhd
........\bells.vhd
........\c10sec.vhd
........\cnt8.vhd
........\comps.vhd
........\ctrl1.vhd
........\fdiv1.vhd
........\flash1.vhd
........\mux81bcd2.vhd
........\new7448.vhd
........\time_show.vhd
........\timer.vhd
........\timers.vhd
........\wave.vhd
........\说明.doc
........\课程设计.ppt
课程设计
    

CodeBus www.codebus.net