Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: FPGA_RS_232 Download
 Description: FPGA_RS_232
 Downloaders recently: [More information of uploader jiangguoqian]
 To Search:
  • [chuanshu2.0] - Dove Chuanshu
  • [fifo] - Synchronizing FIFO creates a 256x8 synch
File list (Check if you may need any files):
FPGA_RS_232\FPGA_RS_232.qpf
...........\FPGA_RS_232.qsf
...........\db\mux_aoc.tdf
...........\..\FPGA_RS_232.db_info
...........\..\cntr_7ai.tdf
...........\..\cmpr_6cc.tdf
...........\..\prev_cmp_FPGA_RS_232.qmsg
...........\..\prev_cmp_FPGA_RS_232.map.qmsg
...........\..\prev_cmp_FPGA_RS_232.fit.qmsg
...........\..\prev_cmp_FPGA_RS_232.asm.qmsg
...........\..\prev_cmp_FPGA_RS_232.tan.qmsg
...........\..\cntr_02j.tdf
...........\..\cntr_sbi.tdf
...........\..\altsyncram_g1p3.tdf
...........\..\cmpr_8cc.tdf
...........\..\cntr_gui.tdf
...........\..\cmpr_5cc.tdf
...........\..\decode_rqf.tdf
...........\trans.v.bak
...........\FPGA_RS_232.map.summary
...........\FPGA_RS_232.tan.rpt
...........\FPGA_RS_232.flow.rpt
...........\trans.v
...........\rcv.v.bak
...........\rcv.v
...........\FPGA_RS_232.map.rpt
...........\FPGA_RS_232.fit.rpt
...........\FPGA_RS_232.bdf
...........\trans.bsf
...........\FPGA_RS_232.done
...........\FPGA_RS_232.asm.rpt
...........\FPGA_RS_232_description.txt
...........\incremental_db\compiled_partitions\FPGA_RS_232.root_partition.map.kpt
...........\..............\...................\FPGA_RS_232.root_partition.map.atm
...........\..............\...................\FPGA_RS_232.root_partition.map.hdbx
...........\..............\...................\FPGA_RS_232.root_partition.cmp.rcf
...........\..............\...................\FPGA_RS_232.root_partition.cmp.hdbx
...........\..............\...................\FPGA_RS_232.root_partition.cmp.atm
...........\..............\...................\FPGA_RS_232.root_partition.cmp.logdb
...........\..............\...................\FPGA_RS_232.root_partition.cmp.kpt
...........\..............\...................\FPGA_RS_232.root_partition.merge_hb.atm
...........\..............\...................\FPGA_RS_232.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.kpt
...........\..............\...................\FPGA_RS_232.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.kpt
...........\..............\...................\FPGA_RS_232.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.atm
...........\..............\...................\FPGA_RS_232.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.hdbx
...........\..............\...................\FPGA_RS_232.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.atm
...........\..............\...................\FPGA_RS_232.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.hdbx
...........\..............\...................\FPGA_RS_232.root_partition.map.dpi
...........\..............\...................\FPGA_RS_232.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.dpi
...........\..............\...................\FPGA_RS_232.autos_3e92b2e5d298f5cf757a393f7655ccd81.map.logdb
...........\..............\...................\FPGA_RS_232.sldhu_30e344a040fd07e1533c49de5f2d67d1.map.logdb
...........\..............\...................\FPGA_RS_232.root_partition.cmp.dfp
...........\..............\README
...........\FPGA_RS_232_assignment_defaults.qdf
...........\data.bsf
...........\FPGA_RS_232.pin
...........\FPGA_RS_232.fit.smsg
...........\FPGA_RS_232.fit.summary
...........\FPGA_RS_232.sof
...........\FPGA_RS_232.pof
...........\FPGA_RS_232.tan.summary
...........\FPGA_RS_232.dpf
...........\uart_pll_waveforms.html
...........\uart_pll_wave0.jpg
...........\uart_pll.v
...........\uart_pll.ppf
...........\uart_pll.bsf
...........\uart_pll_bb.v
...........\uart_pll.qip
...........\PLL_UART_waveforms.html
...........\PLL_UART_wave0.jpg
...........\PLL_UART.v
...........\PLL_UART.ppf
...........\PLL_UART.bsf
...........\PLL_UART_bb.v
...........\PLL_UART.qip
...........\rcv.bsf
...........\FPGA_RS_232.map.smsg
...........\data.v.bak
...........\data.v
...........\stp1.stp
...........\FPGA_RS_232.jdi
...........\led.bsf
...........\led.v.bak
...........\led.v
...........\incremental_db\compiled_partitions
...........\db
...........\incremental_db
FPGA_RS_232
    

CodeBus www.codebus.net