Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cf5_0 Download
 Description: Standard niosii, a CF interface, CF card can read and write, has been tested using
 Downloaders recently: [More information of uploader carronjie]
 To Search:
File list (Check if you may need any files):
cf_examples_for_niosforum\readme.txt
.........................\software
.........................\........\cf_ideutils.c
.........................\........\cf_ideutils.h
.........................\........\cf_test.c
.........................\........\cf_testutils.c
.........................\........\ide.h
.........................\std_cf_1c20
.........................\...........\button_pio.v
.........................\...........\cf.v
.........................\...........\cmp_state.ini
.........................\...........\connector_pll.bsf
.........................\...........\connector_pll.v
.........................\...........\cpu.ocp
.........................\...........\cpu.v
.........................\...........\cpu_jtag_debug_module.v
.........................\...........\cpu_jtag_debug_module_wrapper.v
.........................\...........\cpu_mult_cell.v
.........................\...........\cpu_ociram_default_contents.mif
.........................\...........\cpu_test_bench.v
.........................\...........\delay_reset_block.bdf
.........................\...........\delay_reset_block.bsf
.........................\...........\epcs_controller.v
.........................\...........\epcs_controller_boot_rom.hex
.........................\...........\high_res_timer.v
.........................\...........\ic_tag_ram.mif
.........................\...........\jtag_uart.v
.........................\...........\led_pio.v
.........................\...........\reconfig_request_pio.v
.........................\...........\reset_counter.bsf
.........................\...........\reset_counter.v
.........................\...........\rf_ram_a.mif
.........................\...........\rf_ram_b.mif
.........................\...........\sdram.v
.........................\...........\sdram_pll.bsf
.........................\...........\sdram_pll.v
.........................\...........\sdram_pll_bb.v
.........................\...........\sdram_test_component.v
.........................\...........\seven_seg_pio.v
.........................\...........\standard.bdf
.........................\...........\standard.qpf
.........................\...........\standard.qsf
.........................\...........\standard.sof
.........................\...........\std_1c20.bsf
.........................\...........\std_1c20.ptf
.........................\...........\std_1c20.v
.........................\...........\std_1c20_setup_quartus.tcl
.........................\...........\sysid.v
.........................\...........\sys_clk_timer.v
.........................\...........\uart1.v
.........................\std_cf_1s40
.........................\...........\button_pio.v
.........................\...........\cf.v
.........................\...........\cpu.ocp
.........................\...........\cpu.v
.........................\...........\cpu_jtag_debug_module.v
.........................\...........\cpu_jtag_debug_module_wrapper.v
.........................\...........\cpu_mult_cell.v
.........................\...........\cpu_ociram_default_contents.mif
.........................\...........\cpu_test_bench.v
.........................\...........\delay_reset_block.bdf
.........................\...........\delay_reset_block.bsf
.........................\...........\high_res_timer.v
.........................\...........\ic_tag_ram.mif
.........................\...........\jtag_uart.v
.........................\...........\led_pio.v
.........................\...........\onchip_ram_64_kbytes.hex
.........................\...........\onchip_ram_64_kbytes.v
.........................\...........\reconfig_request_pio.v
.........................\...........\reset_counter.bsf
.........................\...........\reset_counter.v
.........................\...........\rf_ram_a.mif
.........................\...........\rf_ram_b.mif
.........................\...........\sdram.v
.........................\...........\sdram_pll.bsf
.........................\...........\sdram_pll.v
.........................\...........\sdram_pll_bb.v
.........................\........

CodeBus www.codebus.net