Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AnEfficientDouble-FilterHardwareArchitectureforH.2 Download
 Description: In this paper,a novel hardware architecture for real-time implementation of the adaptive deblocking filtering process specified by the H.264/AVC video coding standard, is presented.The deblocking filter is a computationally and data intensive tool resulting in an increased execution time of both the encoding and decoding processes.
 Downloaders recently: [More information of uploader jiny_max]
File list (Check if you may need any files):
An Efficient Double-Filter Hardware Architecture for H.264AVC.pdf
    

CodeBus www.codebus.net