Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AD Download
 Description: With FPGAZUO a 32 AD procedures, written with VERLlog
 Downloaders recently: [More information of uploader tellfxh]
 To Search: AD
  • [AD] - ad7667 high-speed acquisition procedures
  • [MAXII_DWM_200803] - Analog camera signal input of the full F
  • [wingtheory] - Wing and airfoil theory, the derivation
  • [flash] - The source code for the FPGA-based FLASH
  • [AD] - VHDL is used to realize the ADC0809 samp
File list (Check if you may need any files):
DFCPU\DF_CPU.v
.....\DF_CPU.v.bak
.....\DF_CPU.map.rpt
.....\DF_CPU.flow.rpt
.....\DF_CPU.map.smsg
.....\DF_CPU.pin
.....\DF_CPU.fit.summary
.....\DF_CPU.fit.rpt
.....\setup.tcl.bak
.....\setup.tcl
.....\DF_CPU.fit.smsg
.....\DF_CPU.sof
.....\DF_CPU.pof
.....\DF_CPU.jdi
.....\DF_CPU.asm.rpt
.....\DF_CPU.tan.summary
.....\DF_CPU.tan.rpt
.....\DF_CPU.done
.....\cpu_ociram_default_contents.mif
.....\DF_CPU.mif
.....\sysid.v
.....\epcs_controller_boot_rom.hex
.....\epcs_controller.v
.....\exram_bus_hw.tcl~
.....\new_component_hw.tcl
.....\exram_bus_hw.tcl
.....\AD_Count_waveforms.html
.....\AD_Count_wave0.jpg
.....\DF_CPU.cdf
.....\AD_Count.v
.....\AD_Count_inst.v
.....\AD_Count_bb.v
.....\AD_Count.qip
.....\testrom_waveforms.html
.....\testrom_wave0.jpg
.....\output_file.map
.....\testrom.v
.....\testrom_bb.v
.....\testrom.qip
.....\output_file.jic
.....\DF_CPU.map
.....\DF_CPU.jic
.....\DF_CPU.qpf
.....\DF_CPU.qsf
.....\sopc_builder_log.txt
.....\new_component_hw.tcl~
.....\CPU_0.sopc
.....\CPU_0.sopcinfo
.....\CPU_0.qip
.....\sopc_add_qip_file.tcl
.....\CPU_0.ptf
.....\CPU_0.ptf.pre_generation_ptf
.....\CPU_0.ptf.bak
.....\CPU_0.v
.....\CPU_0_log.txt
.....\cpu_rf_ram.mif
.....\cpu.sdc
.....\cpu_test_bench.v
.....\cpu_jtag_debug_module_tck.v
.....\cpu_jtag_debug_module_sysclk.v
.....\cpu_jtag_debug_module_wrapper.v
.....\cpu.v
.....\cpu.ocp
.....\onchip_ram.hex
.....\onchip_ram.v
.....\onchip_rom.hex
.....\onchip_rom.v
.....\uart1.v
.....\uart2.v
.....\pio.v
.....\CPU_0.bsf
.....\CPU_0_generation_script
.....\CPU_0_setup_quartus.tcl
.....\DF_CPU.dpf
.....\COMMDATA_waveforms.html
.....\COMMDATA_wave0.jpg
.....\COMMDATA_wave1.jpg
.....\COMMDATA.v
.....\COMMDATA_bb.v
.....\COMMDATA.qip
.....\DF_CPU_description.txt
.....\COMMDATA_inst.v
.....\AD_DATA_waveforms.html
.....\AD_DATA_wave0.jpg
.....\AD_DATA_wave1.jpg
.....\AD_DATA.v
.....\AD_DATA_inst.v
.....\AD_DATA_bb.v
.....\AD_DATA.qip
.....\databuffer.ppf
.....\databuffer.v
.....\databuffer_inst.v
.....\databuffer_bb.v
.....\databuffer.qip
.....\DF_CPU.map.summary
.....\software\.metadata\.lock
.....\........\.........\version.ini
.....\........\.........\.log
.....\........\.........\.plugins\org.eclipse.core.resources\.root\31.tree
.....\........\.........\........\..........................\.....\.indexes\properties.index
    

CodeBus www.codebus.net