Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fpga Download
 Description: vhdl and c preparation, fpga of the single chip to complete the function of frequency meter, fpga major to complete the measurement frequency and the data sent to the MCU, MCU control 12864 LCD display complete
 Downloaders recently: [More information of uploader xxhlshe]
 To Search:
File list (Check if you may need any files):
cepin2\cepin.c
......\cepin.hex
......\cepin.M51
......\cepin.plg
......\cepin_Uv2.Bak
......\STARTUP.A51
......\cepin.Uv2
......\cepin.LST
......\cepin.OBJ
......\cepin
......\cepin_Opt.Bak
......\cepin.Opt
.....\COUNTER2.bsf
.....\COUNTER3.bsf
.....\COUTER3.bsf
.....\cepin_dds.bdf
.....\cepin_dds.cdf
.....\cepin_dds.done
.....\cepin_dds.dpf
.....\DIVID2.cmp
.....\DIVID2.qip
.....\COUTER3.vhd
.....\cepin_dds.fit.smsg
.....\cepin_dds.fit.summary
.....\cepin_dds.flow.rpt
.....\COUTER3_waveforms.html
.....\cepin_dds.map.summary
.....\cepin_dds.pin
.....\cepin_dds.pof
.....\cepin_dds.qpf
.....\cepin_dds.qsf
.....\COUTER3_wave0.jpg
.....\COUTER3.cmp
.....\COUTER3.qip
.....\cepin_dds.sof
.....\SUOCUN.vhd.bak
.....\cepin_dds.tan.summary
.....\cepin_dds.vwf
.....\COUNTER15.bsf
.....\COUNTER15.cmp
.....\COUNTER15.qip
.....\COUNTER15.vhd
.....\COUNTER15_wave0.jpg
.....\COUNTER15_waveforms.html
.....\SUOCUN.vhd
.....\dfff.bsf
.....\DIVID2.bsf
.....\DIVID1.cmp
.....\DIVID1.qip
.....\DIVID1.vhd
.....\DIVID1.vwf
.....\maikuan.vhd
.....\control.bsf
.....\FENPIN.vhd
.....\DIVID2.vwf
.....\F1HZ.bsf
.....\F1HZ.vwf
.....\JISUAN.bsf
.....\SUOCUN.bsf
.....\cepin_dds.map.rpt
.....\FENPIN.vwf
.....\UNUSED.hex
.....\incremental_db\README
.....\..............\compiled_partitions\cepin_dds.root_partition.cmp.atm
.....\..............\...................\cepin_dds.root_partition.cmp.hdbx
.....\..............\...................\cepin_dds.root_partition.cmp.kpt
.....\..............\...................\cepin_dds.root_partition.cmp.logdb
.....\..............\...................\cepin_dds.root_partition.cmp.rcf
.....\..............\...................\cepin_dds.root_partition.map.atm
.....\..............\...................\cepin_dds.root_partition.map.hdbx
.....\..............\...................\cepin_dds.root_partition.map.kpt
.....\..............\...................\cepin_dds.root_partition.map.dpi
.....\..............\...................\cepin_dds.root_partition.cmp.dfp
.....\FENPIN.bsf
.....\CONTROL.vhd
.....\db\add_sub_lkc.tdf
.....\..\add_sub_mkc.tdf
.....\..\alt_u_div_45f.tdf
.....\..\alt_u_div_e5f.tdf
.....\..\alt_u_div_s2f.tdf
.....\..\prev_cmp_cepin_dds.map.qmsg
.....\..\cepin_dds.fit.qmsg
.....\..\cepin_dds.tis_db_list.ddb
.....\..\cntr_voi.tdf
.....\..\cntr_4pi.tdf
.....\..\cepin_dds.cmp.cdb
.....\..\prev_cmp_cepin_dds.qmsg
.....\..\cepin_dds.map.qmsg
.....\..\cepin_dds.sim.qmsg
.....\..\cepin_dds.asm.qmsg
.....\..\cepin_dds.tan.qmsg
.....\..\cepin_dds.rtlv_sg_swap.cdb
.....\..\cepin_dds.map_bb.logdb
.....\..\cepin_dds.cmp.logdb
.....\..\cepin_dds.cmp.ecobp
.....\..\prev_cmp_cepin_dds.sim.qmsg
.....\..\prev_cmp_cepin_dds.fit.qmsg
.....\..\prev_cmp_cepin_dds.asm.qmsg
.....\..\cepin_dds.sim.hdb
.....\..\cepin_dds.sim_temp_.vwf
    

CodeBus www.codebus.net