Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shizhong Download
 Description: Show hours- minutes- seconds, the whole point of time, hours and minutes and other basic features adjustable
 Downloaders recently: [More information of uploader 805031213]
 To Search:
File list (Check if you may need any files):
shizhong\db\shizhong.asm.qmsg
........\..\shizhong.cbx.xml
........\..\shizhong.cmp.cdb
........\..\shizhong.cmp.hdb
........\..\shizhong.cmp.kpt
........\..\shizhong.cmp.logdb
........\..\shizhong.cmp.rdb
........\..\shizhong.cmp.tdb
........\..\shizhong.cmp0.ddb
........\..\shizhong.dbp
........\..\shizhong.db_info
........\..\shizhong.eco.cdb
........\..\shizhong.fit.qmsg
........\..\shizhong.hier_info
........\..\shizhong.hif
........\..\shizhong.map.cdb
........\..\shizhong.map.hdb
........\..\shizhong.map.logdb
........\..\shizhong.map.qmsg
........\..\shizhong.pre_map.cdb
........\..\shizhong.pre_map.hdb
........\..\shizhong.psp
........\..\shizhong.rtlv.hdb
........\..\shizhong.rtlv_sg.cdb
........\..\shizhong.rtlv_sg_swap.cdb
........\..\shizhong.sgdiff.cdb
........\..\shizhong.sgdiff.hdb
........\..\shizhong.signalprobe.cdb
........\..\shizhong.sld_design_entry.sci
........\..\shizhong.sld_design_entry_dsc.sci
........\..\shizhong.syn_hier_info
........\..\shizhong.tan.qmsg
........\shizhong.asm.rpt
........\shizhong.done
........\shizhong.fit.rpt
........\shizhong.fit.summary
........\shizhong.flow.rpt
........\shizhong.map.rpt
........\shizhong.map.summary
........\shizhong.pin
........\shizhong.qpf
........\shizhong.qsf
........\shizhong.qws
........\shizhong.tan.rpt
........\shizhong.tan.summary
........\shizhong.v
........\db
shizhong
    

CodeBus www.codebus.net