Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ad_test Download
 Description: ad9777 test procedures, the SPI is initialized, the use of ISE environment, the successful realization of comprehensive and
File list (Check if you may need any files):
ad_test\.recordref
.......\6.prm
.......\6.sig
.......\6Q.prm
.......\6Q.sig
.......\ad9777SPI.vhd
.......\ad9777SPI.vhd.bak
.......\adda_head.v
.......\adda_head.v.bak
.......\ad_test.bgn
.......\ad_test.bit
.......\ad_test.bld
.......\ad_test.cmd_log
.......\ad_test.dhp
.......\ad_test.drc
.......\ad_test.edn
.......\ad_test.fse
.......\ad_test.htm
.......\ad_test.log
.......\ad_test.mrp
.......\ad_test.nc1
.......\ad_test.ncd
.......\ad_test.ncf
.......\ad_test.ngd
.......\ad_test.ngm
.......\ad_test.npl
.......\ad_test.pad
.......\ad_test.pad_txt
.......\ad_test.par
.......\ad_test.pcf
.......\ad_test.placed_ncd_tracker
.......\ad_test.prj
.......\ad_test.rbb
.......\ad_test.routed_ncd_tracker
.......\ad_test.sdc
.......\ad_test.srd
.......\ad_test.srm
.......\ad_test.srr
.......\ad_test.srs
.......\ad_test.tlg
.......\ad_test.twr
.......\ad_test.twx
.......\ad_test.ut
.......\ad_test.v
.......\ad_test.xpi
.......\ad_test_bkp.ngd
.......\ad_test_compile.tcl
.......\ad_test_last_par.ncd
.......\ad_test_map.ncd
.......\ad_test_map.ngm
.......\ad_test_map.tcl
.......\ad_test_pad.csv
.......\ad_test_pad.txt
.......\ad_test_vhdl.prj
.......\afifo_16_32.asy
.......\afifo_16_32.edn
.......\afifo_16_32.ngo
.......\afifo_16_32.sym
.......\afifo_16_32.v
.......\afifo_16_32.veo
.......\afifo_16_32.vhd
.......\afifo_16_32.vho
.......\afifo_16_32.xco
.......\afifo_16_32.xcp
.......\afifo_16_32_fifo_generator_v1_1_as_1.ngc
.......\afifo_16_32_flist.txt
.......\automake.log
.......\bitgen.ut
.......\chipmcs
.......\chip_110.mcs
.......\chip_110.prm
.......\chip_110.sig
.......\chip_18_0000.mcs
.......\chip_18_0000.prm
.......\chip_18_0000.sig
.......\chip_ad_out.cdc
.......\chip_dpram.cpj
.......\chip_sine.cdc
.......\CHIP_SYN.cdc
.......\CHIP_SYN.cpj
.......\core.tpl
.......\coregen.log
.......\coregen.prj
.......\ddc.xco
.......\dpram.asy
.......\dpram.edn
.......\dpram.ngo
.......\dpram.sym
.......\dpram.v
.......\dpram.veo
.......\dpram.vhd
.......\dpram.vho
.......\dpram.xco
.......\dpram.xcp
.......\dpram_flist.txt
.......\dspreset.vhd
.......\dspreset.vhd.bak
.......\layer0.sro
.......\layer0.tlg
.......\layer1.info
    

CodeBus www.codebus.net