Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: e1framerdeframer Download
 Description: E1 framer and deframer, clock adjust, clock phase adjust
 Downloaders recently: [More information of uploader ronda.chang]
 To Search: E1
  • [div] - sub-divided function,I have debug it rig
  • [e1_framer] - E1 DeFramer :A design for Framing Teleco
File list (Check if you may need any files):
e1framerdeframer\src\clkdiv_8.vhd
................\...\crc_4.vhd
................\...\crc_insert.vhd
................\...\e1_buffer.vhd
................\...\e1_buffer1.vhd
................\...\e1_crc.vhd
................\...\e1_deframer.vhd
................\...\e1_defrm.vhd
................\...\e1_fas.vhd
................\...\e1_fasdecode.vhd
................\...\e1_frm.vhd
................\...\e1_package.vhd
................\...\fas_insert.vhd
................\...\fas_sync.vhd
................\...\fas_sync2.vhd
................\...\ram_ex.vhd
................\...\test_e1.vhd
................\...\test_fas_insert.vhd
................\...\up_interface.vhd
................\...\up_interface1.vhd
................\src
e1framerdeframer
    

CodeBus www.codebus.net