Description: Design Description: The SDRAM controller is designed for a Virtex device.
It s simulated with Micron SDRAM models. The design is verified with
backannotated simulation at 125MHz. For a full functional description see
Application Note 134: http://www.xilinx.com/xapp/xapp134.pdf
To Search:
File list (Check if you may need any files):
sdram_vhd_134\brst_cntr.vhd
.............\cslt_cntr.vhd
.............\ihdlutil.vhd
.............\ki_cntr.vhd
.............\mti_pkg.vhd
.............\rcd_cntr.vhd
.............\ref_cntr.vhd
.............\sdrm.vhd
.............\sdrm_t.vhd
.............\sdrm_tb.vhd
.............\sdrmc_state.vhd
.............\sys_int.vhd
.............\vrlgutil.vhd
.............\sdram_vhd_134.xise
.............\readme
.............\sdrm.vcd
.............\sdrm.ucf
.............\micron\ed_comnd.vhd
.............\......\io_utils.vhd
.............\......\mt48lc1m16a1-8a.vhd
.............\......\mti_pkg.vhd
.............\......\stdlogar.vhd
.............\......\test.vhd
.............\......\util1164.vhd
.............\......\vec_gen.vhd
.............\......\readme.txt
.............\......\test.txt
Download