Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cricle Download
 Description: Dot flash state machine, a total of 10 states, adjustable flicker frequency
 Downloaders recently: [More information of uploader jiangnan22406]
 To Search:
File list (Check if you may need any files):
cricle
......\circle.asm.rpt
......\circle.cdf
......\circle.done
......\circle.dpf
......\circle.eda.rpt
......\circle.fit.rpt
......\circle.fit.summary
......\circle.flow.rpt
......\circle.map.rpt
......\circle.map.summary
......\circle.pin
......\circle.pof
......\circle.pow.rpt
......\circle.pow.summary
......\circle.qpf
......\circle.qsf
......\circle.sta.rpt
......\circle.sta.summary
......\circle.vhd
......\circle_nativelink_simulation.rpt
......\db
......\..\circle.ace_cmp.cdb
......\..\circle.ace_cmp.hdb
......\..\circle.amm.cdb
......\..\circle.asm.qmsg
......\..\circle.asm.rdb
......\..\circle.asm_labs.ddb
......\..\circle.atom_map.rvd
......\..\circle.cbx.xml
......\..\circle.cmp.cdb
......\..\circle.cmp.hdb
......\..\circle.cmp.kpt
......\..\circle.cmp.logdb
......\..\circle.cmp.rdb
......\..\circle.cmp0.ddb
......\..\circle.db_info
......\..\circle.eco.cdb
......\..\circle.eda.qmsg
......\..\circle.fit.qmsg
......\..\circle.hier_info
......\..\circle.hif
......\..\circle.idb.cdb
......\..\circle.lpc.html
......\..\circle.lpc.rdb
......\..\circle.lpc.txt
......\..\circle.map.cdb
......\..\circle.map.hdb
......\..\circle.map.logdb
......\..\circle.map.qmsg
......\..\circle.pow.qmsg
......\..\circle.pre_map.cdb
......\..\circle.pre_map.hdb
......\..\circle.rpp.qmsg
......\..\circle.rtlv.hdb
......\..\circle.rtlv_sg.cdb
......\..\circle.rtlv_sg_swap.cdb
......\..\circle.sgate.rvd
......\..\circle.sgate_sm.rvd
......\..\circle.sgdiff.cdb
......\..\circle.sgdiff.hdb
......\..\circle.sld_design_entry.sci
......\..\circle.sld_design_entry_dsc.sci
......\..\circle.smart_action.txt
......\..\circle.smp_dump.txt
......\..\circle.sta.qmsg
......\..\circle.sta.rdb
......\..\circle.sta_cmp.5_slow.tdb
......\..\circle.syn_hier_info
......\..\circle.tis_db_list.ddb
......\..\circle.tmw_info
......\..\logic_util_heursitic.dat
......\..\prev_cmp_circle.qmsg
......\display.vhd
......\incremental_db
......\..............\compiled_partitions
......\..............\...................\circle.db_info
......\..............\...................\circle.root_partition.map.kpt
......\..............\README
......\simulation
......\..........\modelsim
......\..........\........\circle.sft
......\..........\........\circle.vho
......\..........\........\circle_modelsim.xrf
......\..........\........\circle_run_msim_gate_vhdl.do
......\..........\........\circle_run_msim_rtl_vhdl.do
......\..........\........\circle_run_msim_rtl_vhdl.do.bak
......\..........\........\circle_run_msim_rtl_vhdl.do.bak1
......\..........\........\circle_run_msim_rtl_vhdl.do.bak10
......\..........\........\circle_run_msim_rtl_vhdl.do.bak11
......\..........\........\circle_run_msim_rtl_vhdl.do.bak2
......\..........\........\circle_run_msim_rtl_vhdl.do.bak3
......\..........\........\circle_run_msim_rtl_vhdl.do.bak4
......\..........\........\circle_run_msim_rtl_vhdl.do.bak5
......\..........\........\circle_run_msim_rtl_vhdl.do.bak6
......\..........\........\circle_run_msim_rtl_vhdl.do.bak7
......\..........\........\circle_run_msim_rtl_vhdl.do.bak8
......\..........\........\circle_run_msim_rtl_vhdl.do.bak9
......\..........\........\circle_vhd.sdo
......\..........\........\gate_work
    

CodeBus www.codebus.net