Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_regs Download
 Description: an example for verilog
 Downloaders recently: [More information of uploader chenxiao0524]
 To Search:
  • [i2c_p_altera] - Alter the company of I2C bus agreement V
  • [uart_tx] - quartus.exe edited and policy environmen
File list (Check if you may need any files):
uart_regs\core\myfifo_10.v
.........\....\myfifo_10_bb.v
.........\....\myfifo_10_wave0.jpg
.........\....\myfifo_10_waveforms.html
.........\....\myfifo_8.v
.........\....\myfifo_8_bb.v
.........\....\myfifo_8_wave0.jpg
.........\....\myfifo_8_waveforms.html
.........\dev\chip_editor.acv
.........\...\cmp_state.ini
.........\...\db\add_sub_1jh.tdf
.........\...\..\add_sub_dhh.tdf
.........\...\..\add_sub_ehh.tdf
.........\...\..\add_sub_fhh.tdf
.........\...\..\add_sub_ihh.tdf
.........\...\..\add_sub_rih.tdf
.........\...\..\altsyncram_apb1.tdf
.........\...\..\altsyncram_mmb1.tdf
.........\...\..\a_dpfifo_4nl.tdf
.........\...\..\a_dpfifo_rll.tdf
.........\...\..\a_fefifo_qve.tdf
.........\...\..\dpram_81k.tdf
.........\...\..\dpram_h2k.tdf
.........\...\..\scfifo_eaq.tdf
.........\...\..\scfifo_nbq.tdf
.........\...\..\uart_regs-sim.vwf
.........\...\..\uart_regs.asm.qmsg
.........\...\..\uart_regs.cmp.cdb
.........\...\..\uart_regs.cmp.hdb
.........\...\..\uart_regs.cmp.rdb
.........\...\..\uart_regs.csf.qmsg
.........\...\..\uart_regs.db_info
.........\...\..\uart_regs.fit.qmsg
.........\...\..\uart_regs.fld
.........\...\..\uart_regs.fnsim.cdb
.........\...\..\uart_regs.fnsim.hdb
.........\...\..\uart_regs.hif
.........\...\..\uart_regs.icc
.........\...\..\uart_regs.map.cdb
.........\...\..\uart_regs.map.hdb
.........\...\..\uart_regs.map.qmsg
.........\...\..\uart_regs.pre_map.hdb
.........\...\..\uart_regs.project.hdb
.........\...\..\uart_regs.rpp.qmsg
.........\...\..\uart_regs.rtlv.hdb
.........\...\..\uart_regs.rtlv_rvd.rvd
.........\...\..\uart_regs.rtlv_sg.cdb
.........\...\..\uart_regs.rtlv_sg_swap.cdb
.........\...\..\uart_regs.sgdiff.cdb
.........\...\..\uart_regs.sgdiff.hdb
.........\...\..\uart_regs.signalprobe.cdb
.........\...\..\uart_regs.sim.hdb
.........\...\..\uart_regs.sim.qmsg
.........\...\..\uart_regs.sim.rdb
.........\...\..\uart_regs.tan.qmsg
.........\...\..\uart_regs.uart_regs.sld_design_entry.sci
.........\...\..\uart_regs_cmp.qrpt
.........\...\..\uart_regs_hier_info
.........\...\..\uart_regs_sim.qrpt
.........\...\..\uart_regs_syn_hier_info
.........\...\sim.cfg
.........\...\uart_regs.asm.rpt
.........\...\uart_regs.done
.........\...\uart_regs.fit.eqn
.........\...\uart_regs.fit.rpt
.........\...\uart_regs.fld
.........\...\uart_regs.flow.rpt
.........\...\uart_regs.map.eqn
.........\...\uart_regs.map.rpt
.........\...\uart_regs.pin
.........\...\uart_regs.pof
.........\...\uart_regs.qpf
.........\...\uart_regs.qsf
.........\...\uart_regs.qws
.........\...\uart_regs.rbf
.........\...\uart_regs.sim.rpt
.........\...\uart_regs.sof
.........\...\uart_regs.tan.rpt
.........\...\uart_regs.tan.summary
.........\sim\funcsim\uart_regs_h.vwf
.........\...\.......\uart_regs_pre.vwf
.........\.rc\sch\lpm_mux0.bsf
.........\...\...\lpm_mux0.v
.........\...\...\lpm_mux0_bb.v
.........\...\...\sch_exam.bdf
.........\...\seriesPort.v
.........\...\uart_defines.v
.........\...\uart_receiver.v
.........\...\uart_regs.v
.........\...\uart_transmitter.v
.........\...\sch\db
.........\core\db
.........\dev\db
.........\sim\funcsim
.........\...\parsim
.........\.rc\sch
.........\core
.........\dev
.........\sim
.........\src
    

CodeBus www.codebus.net