Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ALU Download
 Description: This experiment is based on arithmetic logical unit menu, to manually change the control signal combinations to achieve different arithmetic and logic functions, and the results that come out with the flag.
 Downloaders recently: [More information of uploader medos]
 To Search:
File list (Check if you may need any files):
1.8 运算器部件实验:算术逻辑运算单元\alu.asm.rpt
....................................\alu.done
....................................\alu.fit.eqn
....................................\alu.fit.rpt
....................................\alu.fit.summary
....................................\alu.flow.rpt
....................................\alu.map.eqn
....................................\alu.map.rpt
....................................\alu.map.summary
....................................\alu.pin
....................................\alu.pof
....................................\alu.qpf
....................................\alu.qsf
....................................\alu.qws
....................................\ALU.sof
....................................\alu.tan.rpt
....................................\alu.tan.summary
....................................\ALU.VHD
....................................\alu_assignment_defaults.qdf
....................................\cmp_state.ini
....................................\db\add_sub_q0g.tdf
....................................\..\alu.db_info
....................................\..\alu_cmp.qrpt
....................................\db
1.8 运算器部件实验:算术逻辑运算单元
    

CodeBus www.codebus.net