Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: shuzimiaobiao Download
  • Category:
  • Document
  • Tags:
  • File Size:
  • 75kb
  • Update:
  • 2012-11-26
  • Downloads:
  • 0 Times
  • Uploaded by:
  • issegal5498
 Description: Stopwatch design block module design, the use of VHDL language
 Downloaders recently: [More information of uploader issegal5498]
 To Search:
File list (Check if you may need any files):
调试
....\mie.asm.rpt
....\mie.bdf
....\mie.done
....\mie.fit.eqn
....\mie.fit.rpt
....\mie.fit.summary
....\mie.flow.rpt
....\mie.map.eqn
....\mie.map.rpt
....\mie.map.summary
....\mie.pin
....\mie.pof
....\mie.qpf
....\mie.qsf
....\mie.sof
....\mie.tan.rpt
....\mie.tan.summary
....\mie_alert.bsf
....\mie_alert.qpf
....\mie_alert.vhd
....\mie_clkdiv.bsf
....\mie_clkdiv.qpf
....\mie_clkdiv.vhd
....\mie_control.bsf
....\mie_control.qpf
....\mie_control.vhd
....\mie_deled.bsf
....\mie_deled.qpf
....\mie_deled.vhd
....\mie_min.bsf
....\mie_min.qpf
....\mie_min.vhd
....\mie_sec.bsf
....\mie_sec.qpf
....\mie_sec.vhd
....\mie_sel.bsf
....\mie_sel.qpf
....\mie_sel.vhd
....\mie_ssec.bsf
....\mie_ssec.qpf
....\mie_ssec.vhd
....\mie_trans.bsf
....\mie_trans.qpf
....\mie_trans.vhd
    

CodeBus www.codebus.net