Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDL2 Download
 Description: Sequence of signal generator: the role of the system clock cycle to generate one or more signal timing sequence circuit (cycle to generate a sequence signal 0111010011011010) sequence detector: detecting one or more group was composed of binary code pulses sequence of signal detection when the sequence of one or more groups received a continuous sequence of signals, if the pre-set code 11010 with the same time, output 1, otherwise output 0.
 Downloaders recently: [More information of uploader 799491686]
 To Search: detection of pulses
File list (Check if you may need any files):
EDA实验报告实验三:序列信号发生器与检测器设计.docx
    

CodeBus www.codebus.net