Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: vhdl Download
 Description: Detection of one or more group was composed of binary code pulse train signal, when the sequence detector continuous sequence of one or more groups received signal, if the same code with pre-set time, output 1, otherwise output 0.
 Downloaders recently: [More information of uploader 799491686]
 To Search:
File list (Check if you may need any files):
vhdl.doc
    

CodeBus www.codebus.net