Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cpclock Download
 Description: Can display hours, minutes, seconds, simple digital clock, can in the six common anode LED display, to implement asynchronous to 0. Code section
 Downloaders recently: [More information of uploader 90ccheng]
 To Search:
File list (Check if you may need any files):
cpclock\add.v.bak
.......\clock.asm.rpt
.......\clock.bdf
.......\clock.done
.......\clock.dpf
.......\clock.fit.rpt
.......\clock.fit.smsg
.......\clock.fit.summary
.......\clock.flow.rpt
.......\clock.map.eqn
.......\clock.map.rpt
.......\clock.map.smsg
.......\clock.map.summary
.......\clock.pin
.......\clock.pof
.......\clock.qpf
.......\clock.qsf
.......\clock.qws
.......\clock.sim.rpt
.......\clock.sof
.......\clock.tan.rpt
.......\clock.tan.summary
.......\clock.tcl
.......\clock.vwf
.......\cout1000.bsf
.......\cout1000.v
.......\cout1000.v.bak
.......\cout1000.vwf
.......\decode47.bsf
.......\decode47.v
.......\decode47.v.bak
.......\minute.bsf
.......\minute.v
.......\minute.v.bak
.......\minute.vwf
.......\smg.bsf
.......\smg.v
.......\smg.v.bak
.......\sopc_builder_log.txt
.......\Waveform2.vwf
.......\xiaoshi.bsf
.......\xiaoshi.v
.......\xiaoshi.v.bak
.......\xiaoshi.vwf
.......\db\clock.cbx.xml
.......\..\clock.cmp.rdb
.......\..\clock.db_info
.......\..\clock.eco.cdb
.......\..\clock.eds_overflow
.......\..\clock.fnsim.cdb
.......\..\clock.fnsim.hdb
.......\..\clock.fnsim.qmsg
.......\..\clock.hier_info
.......\..\clock.hif
.......\..\clock.map.bpm
.......\..\clock.map.cdb
.......\..\clock.map.ecobp
.......\..\clock.map.hdb
.......\..\clock.map.logdb
.......\..\clock.map.qmsg
.......\..\clock.map_bb.cdb
.......\..\clock.map_bb.hdb
.......\..\clock.map_bb.hdbx
.......\..\clock.map_bb.logdb
.......\..\clock.pre_map.cdb
.......\..\clock.pre_map.hdb
.......\..\clock.psp
.......\..\clock.root_partition.map.atm
.......\..\clock.root_partition.map.hdbx
.......\..\clock.root_partition.map.info
.......\..\clock.rtlv.hdb
.......\..\clock.rtlv_sg.cdb
.......\..\clock.rtlv_sg_swap.cdb
.......\..\clock.sgdiff.cdb
.......\..\clock.sgdiff.hdb
.......\..\clock.sim.cvwf
.......\..\clock.sim.hdb
.......\..\clock.sim.qmsg
.......\..\clock.sim.rdb
.......\..\clock.simfam
.......\..\clock.sld_design_entry.sci
.......\..\clock.sld_design_entry_dsc.sci
.......\..\clock.syn_hier_info
.......\..\clock.tis_db_list.ddb
.......\..\clock.tmw_info
.......\..\mux_3nc.tdf
.......\..\mux_joc.tdf
.......\..\prev_cmp_clock.qmsg
.......\..\wed.wsf
.......\db
cpclock
    

CodeBus www.codebus.net