Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: tongyong Download
 Description: General-purpose register group has a write port, when DRWr = 1 when the clk rising edge of the clock on the data bus write data DR [1 .. 0] specify the register.
 Downloaders recently: [More information of uploader liping_tian]
 To Search:
File list (Check if you may need any files):
实验6.9——实验CPU:通用寄存器组\db\logic_util_heursitic.dat
................................\..\prev_cmp_regfile.fit.qmsg
................................\..\prev_cmp_regfile.map.qmsg
................................\..\prev_cmp_regfile.qmsg
................................\..\prev_cmp_regfile.sim.qmsg
................................\..\regfile.asm.qmsg
................................\..\regfile.asm.rdb
................................\..\regfile.cbx.xml
................................\..\regfile.cmp.cdb
................................\..\regfile.cmp.hdb
................................\..\regfile.cmp.kpt
................................\..\regfile.cmp.logdb
................................\..\regfile.cmp.rdb
................................\..\regfile.cmp.tdb
................................\..\regfile.cmp0.ddb
................................\..\regfile.db_info
................................\..\regfile.eco.cdb
................................\..\regfile.eda.qmsg
................................\..\regfile.eds_overflow
................................\..\regfile.fit.qmsg
................................\..\regfile.hier_info
................................\..\regfile.hif
................................\..\regfile.lpc.html
................................\..\regfile.lpc.rdb
................................\..\regfile.lpc.txt
................................\..\regfile.map.cdb
................................\..\regfile.map.hdb
................................\..\regfile.map.logdb
................................\..\regfile.map.qmsg
................................\..\regfile.pre_map.cdb
................................\..\regfile.pre_map.hdb
................................\..\regfile.rtlv.hdb
................................\..\regfile.rtlv_sg.cdb
................................\..\regfile.rtlv_sg_swap.cdb
................................\..\regfile.sgdiff.cdb
................................\..\regfile.sgdiff.hdb
................................\..\regfile.sim.cvwf
................................\..\regfile.sim.hdb
................................\..\regfile.sim.qmsg
................................\..\regfile.sim.rdb
................................\..\regfile.sld_design_entry.sci
................................\..\regfile.sld_design_entry_dsc.sci
................................\..\regfile.smart_action.txt
................................\..\regfile.syn_hier_info
................................\..\regfile.tan.qmsg
................................\..\regfile.tis_db_list.ddb
................................\..\regfile.tmw_info
................................\..\wed.wsf
................................\decoder_2to_4.vhd
................................\decoder_2_to_4.vhd
................................\incremental_db\compiled_partitions\regfile.root_partition.map.kpt
................................\..............\README
................................\mux_4_to_1.vhd
................................\reg.vhd
................................\regfile.asm.rpt
................................\regfile.cdf
................................\regfile.done
................................\regfile.dpf
................................\regfile.eda.rpt
................................\regfile.fit.rpt
................................\regfile.fit.smsg
................................\regfile.fit.summary
................................\regfile.flow.rpt
................................\regfile.map.rpt
................................\regfile.map.summary
................................\regfile.pin
................................\regfile.pof
................................\regfile.qpf
................................\regfile.qsf
................................\regfile.qws
................................\regfile.sim.rpt
................................\regfile.sof
................................\regfile.tan.rpt
................................\regfile.tan.summary
................................\regfile.vhd
................................\regfile.vwf
................................\regfile_assignment_defaults.qdf
.....

CodeBus www.codebus.net