Welcome！
[Sign In]
！
[Sign Up]
！
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
FPGA-basedimplementationoftherootraisedcosine
Download
Category:
VHDL-FPGA-Verilog
Tags:
File Size:
38kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
289772085
Description:
FPGA-based implementation of the root raised cosine filter (in the MATLAB environment)
Downloaders recently:
[
More information of uploader 289772085
]
To Search:
[
pulseShapeFilter
] - The FIR pulse shaping filter, free of ch
[
FPGA_RS232
] - In order to increase system stability, r
[
myrcosine
] - In achieving the above raised cosine mat
[
rcos
] - Raised cosine filter is described in det
[
FPGA-basedmultipliersCSDcode
] - FPGA-based multipliers CSD code (in MATL
[
A_number_of_high-speed_digital_radio_implementatio
] - A number of high-speed digital radio imp
File list
(Check if you may need any files):
基于FPGA实现根升余弦滤波器的研究.caj
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.
Download