Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cla16 Download
 Description: 16-bit look-ahead adder the source code files have the whole project was established under the ISE10.1 to help understand the lookahead principle (By the way, is the Verilog, because the election had not seen the top of the VHDL )
 Downloaders recently: [More information of uploader nikisjohnson]
 To Search:
File list (Check if you may need any files):
cla16\.lso
.....\cla16.bgn
.....\cla16.bit
.....\cla16.bld
.....\cla16.cmd_log
.....\cla16.drc
.....\cla16.gise
.....\cla16.ise
.....\cla16.lso
.....\cla16.ncd
.....\cla16.ngc
.....\cla16.ngd
.....\cla16.ngr
.....\cla16.ntrc_log
.....\cla16.pad
.....\cla16.par
.....\cla16.pcf
.....\cla16.prj
.....\cla16.ptwx
.....\cla16.restore
.....\cla16.stx
.....\cla16.syr
.....\cla16.twr
.....\cla16.twx
.....\cla16.unroutes
.....\cla16.ut
.....\cla16.v
.....\cla16.xise
.....\cla16.xpi
.....\cla16.xst
.....\cla16_guide.ncd
.....\cla16_ise11migration.zip
.....\cla16_map.map
.....\cla16_map.mrp
.....\cla16_map.ncd
.....\cla16_map.ngm
.....\cla16_map.xrpt
.....\cla16_ngdbuild.xrpt
.....\cla16_pad.csv
.....\cla16_pad.txt
.....\cla16_par.xrpt
.....\cla16_prev_built.ngd
.....\cla16_summary.html
.....\cla16_summary.xml
.....\cla16_usage.xml
.....\......xdb\cst.xbcd
.....\.........\tmp\ise\version
.....\.........\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
.....\.........\...\...\............\..................\.........\HDProject_StrTbl
.....\.........\...\...\............\..................\__stored_object_table__
.....\.........\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
.....\.........\...\...\............\.........\.......\RunOnce_tcl_StrTbl
.....\.........\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
.....\.........\...\...\............\................\................\dpm_project_main_StrTbl
.....\.........\...\...\............\................Gui\CViewSelector
.....\.........\...\...\............\...................\CViewSelector_StrTbl
.....\.........\...\...\............\...................\File-SynthesisOnly
.....\.........\...\...\............\...................\File-SynthesisOnly_StrTbl
.....\.........\...\...\............\...................\GuiProjectData
.....\.........\...\...\............\...................\GuiProjectData_StrTbl
.....\.........\...\...\............\...................\Library-SynthesisOnly
.....\.........\...\...\............\...................\Library-SynthesisOnly_StrTbl
.....\.........\...\...\............\...................\Process-SynthesisOnly-
.....\.........\...\...\............\...................\Process-SynthesisOnly-DESUT_VERILOG
.....\.........\...\...\............\...................\Process-SynthesisOnly-DESUT_VERILOG_StrTbl
.....\.........\...\...\............\...................\Process-SynthesisOnly-_StrTbl
.....\.........\...\...\............\...................\Source-SynthesisOnly-AutoCompile
.....\.........\...\...\............\...................\Source-SynthesisOnly-AutoCompile_StrTbl
.....\.........\...\...\............\xreport\Gc_RvReportViewer-Current-Module
.....\.........\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
.....\.........\...\...\............\.......\Gc_RvReportViewer-Module-Data-cla16
.....\.........\...\...\............\.......\Gc_RvReportViewer-Module-Data-cla16_StrTbl
.....\.........\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
.....\.........\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
.....\.........\...\...\..REGISTRY__\Autonym\regkeys
.....\.........\...\...\............\bitgen\regkeys
.....\.........\...\...\............\common\regkeys
.....\.........\...\...\............\ConstraintSystem\regkeys
.....\.........\...\...\............\cpldfit\regkeys
.....\.........\...\...\............\Cs\regkeys
.....\.........\...\...\............\dumpngdio\regkeys
.....\.........\...\...\............\fuse\regkeys
.....\.........\...\...\............\HierarchicalDesign\HDProject\regkeys
.....\.........\...\...\............\..................\regkeys
.....\.........\...\...\............\hprep6\regkeys
.....\.........\...\...\............\idem\regkeys
.....\.........\...\...\............\map\regkeys
.....\.........\...\...\............\netgen\regkeys
.....\.........\...\...\............\.gc2edif\regkeys
.....\.........\...\...\............\...build\regkeys
.....\.........\...\...\............\..dbuild\regkeys
.....\.........\...\...\..

CodeBus www.codebus.net