Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: usb Download
 Description: USB-verilog IP module, comprehensive verification through DesignCompiler
 Downloaders recently: [More information of uploader happydoubleone]
 To Search:
  • [UART] - UART interrupt receive UART transmit dat
  • [Altera] - Altera internal training materials, the
File list (Check if you may need any files): 
usb\usbf_crc16.v
...\usbf_crc5.v
...\usbf_defines.v
...\usbf_ep_rf.v
...\usbf_ep_rf_dummy.v
...\usbf_idma.v
...\usbf_mem_arb.v
...\usbf_pa.v
...\usbf_pd.v
...\usbf_pe.v
...\usbf_pl.v
...\usbf_rf.v
...\usbf_top.v
...\usbf_utmi_if.v
...\usbf_utmi_ls.v
...\usbf_wb.v
usb

CodeBus www.codebus.net