Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xianbo Download
 Description: To DE2 as a platform, software with a digital QUARTUS notch filter
 Downloaders recently: [More information of uploader katherinlee]
 To Search:
  • [iir] - IIR50HZ digital notch filter implementat
  • [fir_comm] - QUARTUS software used to implement a 32-
  • [fir_da_test] - QUARTUS software used with the DA algori
File list (Check if you may need any files):
xianbo\220model.v
......\altera_mf.v
......\db\lvbo.db_info
......\..\lvbo.eco.cdb
......\..\lvbo.sld_design_entry.sci
......\..\mult_d2n.tdf
......\..\mult_v3n.tdf
......\..\prev_cmp_lvbo.asm.qmsg
......\..\prev_cmp_lvbo.fit.qmsg
......\..\prev_cmp_lvbo.map.qmsg
......\..\prev_cmp_lvbo.tan.qmsg
......\file.out
......\file0.out
......\file1.out
......\file2.out
......\input6.txt
......\input7.txt
......\lvbo.asm.rpt
......\lvbo.done
......\lvbo.dpf
......\lvbo.fit.rpt
......\lvbo.fit.smsg
......\lvbo.fit.summary
......\lvbo.flow.rpt
......\lvbo.map.rpt
......\lvbo.map.summary
......\lvbo.pin
......\lvbo.pof
......\lvbo.qpf
......\lvbo.qsf
......\lvbo.qws
......\lvbo.sof
......\lvbo.tan.rpt
......\lvbo.tan.summary
......\lvbo.v
......\lvbo_assignment_defaults.qdf
......\mult.v
......\mult_ip.v
......\mult_ip_bb.v
......\mult_y.v
......\mult_y_bb.v
......\pc_xb.cr.mti
......\pc_xb.mpf
......\prev_cmp_lvbo.qmsg
......\sin.txt
......\transcript
......\t_xianbo_iir.v
......\untitled.fda
......\vsim.wlf
......\worklib\@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s\_primary.dat
......\.......\..........................................\_primary.vhd
......\.......\..............m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n\_primary.dat
......\.......\...............................................\_primary.vhd
......\.......\...................m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\_primary.dat
......\.......\...........................................................\_primary.vhd
......\.......\.l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s\_primary.dat
......\.......\....................................\_primary.vhd
......\.......\........h@i@n@t_@e@v@a@l@u@a@t@i@o@n\verilog.asm
......\.......\....................................\_primary.dat
......\.......\....................................\_primary.vhd
......\.......\........m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n\_primary.dat
......\.......\................................................\_primary.vhd
......\.......\.m@f_cycloneiii_pll\_primary.dat
......\.......\...................\_primary.vhd
......\.......\.....pll_reg\_primary.dat
......\.......\............\_primary.vhd
......\.......\.....ram7x20_syn\_primary.dat
......\.......\................\_primary.vhd
......\.......\.....stratixiii_pll\_primary.dat
......\.......\...................\_primary.vhd
......\.......\.............._pll\_primary.dat
......\.......\..................\_primary.vhd
......\.......\............_pll\_primary.dat
......\.......\................\_primary.vhd
......\.......\alt3pram\_primary.dat
......\.......\........\_primary.vhd
......\.......\...accumulate\_primary.dat
......\.......\.............\_primary.vhd
......\.......\...cam\_primary.dat
......\.......\......\_primary.vhd
......\.......\....dr_rx\_primary.dat
......\.......\.........\_primary.vhd
......\.......\.......tx\_primary.dat
......\.......\.........\_primary.vhd
......\.......\....lklock\_primary.dat
......\.......\..........\_primary.vhd
......\.......\...ddio_bidir\_primary.dat
......\.......\.............\_primary.vhd
......\.......\........in\_primary.dat
......\.......\..........\_primary.vhd
......\.......\........out\_primary.dat
......\.......\...........\_primary.vhd
......\.......\....pram\_primary.dat
......\.......\........\_primary.vhd
......\.......\...fp_mult\_primary.dat
......\.......\..........\_primary.vhd
......\.......\...lvds_rx\_primary.dat
......\.......\..........\_primary.vhd
......\.......\........tx\_primary.dat
......\.......\..........\_primary.vhd
    

CodeBus www.codebus.net