Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: ModelsimVerilogWatch Download
 Description: Stopwatch Design- ModelSim Vlog Tutorial Required Software: - Model Technology Modelsim 5.4a - Xilinx Development System 3.1i CONTROLS Inputs: * CLK-System clock for the Watch design. * STRTSTOP-Starts and stops the stoopwatch. This is an active-low signal which acts like the start/stop button on a runner s stop-watch. * RESET-Resets the stopwatch to 00.0 after it has been stopped.
 Downloaders recently: [More information of uploader hjlyh]
 To Search:
File list (Check if you may need any files):
mti_vlog
........\watch
........\.....\rtl
........\.....\time_sim
........\watch_solution
........\..............\rtl
........\..............\...\cnt60.v
........\..............\...\decode.v
........\..............\...\glbl.v
........\..............\...\hex2led.v
........\..............\...\smallcntr.v
........\..............\...\statmach.v
........\..............\...\stopwatch.v
........\..............\...\stopwatch_tb.v
........\..............\...\rtl_sim.do
........\..............\...\stim.do
........\..............\time_sim
........\..............\........\time_sim.v
........\..............\........\stopwatch_tb.v
........\..............\........\time_sim.do
........\..............\........\stim.do
........\..............\........\stopwatch.edf
........\..............\........\tenths.edn
........\..............\........\glbl.v
........\watch_source
........\............\rtl
........\............\...\cnt60.v
........\............\...\decode.v
........\............\...\glbl.v
........\............\...\hex2led.v
........\............\...\smallcntr.v
........\............\...\statmach.v
........\............\...\stopwatch.v
........\............\...\stopwatch_tb.v
........\............\...\rtl_sim.do
........\............\...\stim.do
........\............\time_sim
........\............\........\time_sim.v
........\............\........\stopwatch_tb.v
........\............\........\time_sim.do
........\............\........\stim.do
........\............\........\glbl.v
........\readme.txt
........\README
    

CodeBus www.codebus.net