Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 7 Download
 Description: Called a total of four counters (two six-band, two decimal, hexadecimal counter by six experimental procedure to do five simple changes made) string together to form an asynchronous counter, the counter, and by nine serial scan test output. 1Hz pulse with a continuous input, it constitutes a simple timer 1h. With a clear end. Input: Continuous pulse, logic switches output: seven-segment LED.
 Downloaders recently: [More information of uploader liandxue]
 To Search: serial scan vhdl
  • [6] - 4 digital scanning display circuit, we n
File list (Check if you may need any files):
第七次实验\jishuqi10.txt
..........\jishuqi10.vhd
..........\jishuqi_6.txt
..........\jishuqi_6.vhd
..........\time.hex
..........\time.txt
..........\time.vhd
第七次实验
    

CodeBus www.codebus.net