Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DigitalWatch Download
 Description: Digital watch write in Verilog HDL language simulate the real clock in Atera DE2 development board
 Downloaders recently: [More information of uploader dragonit_124]
 To Search: verilog clock
  • [Watch] - Design Watch with set time by Verilog fo
File list (Check if you may need any files): 
DigitalWatch\clkDivVar.v
............\dec7seg.v
............\DigitalWatch_v1_0.qpf
............\DigitalWatch_v1_0.qsf
............\DigitalWatch_v1_0.v
............\up_down_counter.v
............\up_down_limit_out_counter.v
DigitalWatch

CodeBus www.codebus.net