Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: a5 Download
 Description: 16 x 16 16 x 16 dot matrix display design of the dot matrix display design
 Downloaders recently: [More information of uploader lxqlzj]
 To Search:
File list (Check if you may need any files):
16乘16的点阵显示设计\Block1.bdf
....................\cmp_state.ini
....................\db\add_sub_2rh.tdf
....................\..\add_sub_4rh.tdf
....................\..\add_sub_msh.tdf
....................\..\dzxs.asm.qmsg
....................\..\dzxs.cbx.xml
....................\..\dzxs.cmp.cdb
....................\..\dzxs.cmp.hdb
....................\..\dzxs.cmp.rdb
....................\..\dzxs.cmp.tdb
....................\..\dzxs.cmp0.ddb
....................\..\dzxs.db_info
....................\..\dzxs.eco.cdb
....................\..\dzxs.eds_overflow
....................\..\dzxs.fit.qmsg
....................\..\dzxs.fnsim.cdb
....................\..\dzxs.fnsim.hdb
....................\..\dzxs.hier_info
....................\..\dzxs.hif
....................\..\dzxs.map.cdb
....................\..\dzxs.map.hdb
....................\..\dzxs.map.qmsg
....................\..\dzxs.pre_map.cdb
....................\..\dzxs.pre_map.hdb
....................\..\dzxs.psp
....................\..\dzxs.rpp.qmsg
....................\..\dzxs.rtlv.hdb
....................\..\dzxs.rtlv_sg.cdb
....................\..\dzxs.rtlv_sg_swap.cdb
....................\..\dzxs.sgate.rvd
....................\..\dzxs.sgdiff.cdb
....................\..\dzxs.sgdiff.hdb
....................\..\dzxs.signalprobe.cdb
....................\..\dzxs.sim.hdb
....................\..\dzxs.sim.qmsg
....................\..\dzxs.sim.rdb
....................\..\dzxs.sld_design_entry.sci
....................\..\dzxs.sld_design_entry_dsc.sci
....................\..\dzxs.syn_hier_info
....................\..\dzxs.tan.qmsg
....................\..\dzxs_cmp.qrpt
....................\..\mux_3ec.tdf
....................\..\mux_ecc.tdf
....................\..\mux_jcc.tdf
....................\dzxs.asm.rpt
....................\dzxs.done
....................\dzxs.fit.eqn
....................\dzxs.fit.rpt
....................\dzxs.fit.summary
....................\dzxs.flow.rpt
....................\dzxs.map.eqn
....................\dzxs.map.rpt
....................\dzxs.map.summary
....................\dzxs.pin
....................\dzxs.qpf
....................\dzxs.qsf
....................\dzxs.qws
....................\dzxs.sim.rpt
....................\dzxs.tan.rpt
....................\dzxs.tan.summary
....................\dzxs.vhd
....................\dzxs.vht
....................\dzxs.vwf
....................\SHIKONG.vhd
....................\WEIXUAN.vhd
....................\XIANSHI.vhd
....................\db
16乘16的点阵显示设计
    

CodeBus www.codebus.net