Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: coe3dq4_lab1_2009 Download
 Description: debouncing code in Verilog HDL
 Downloaders recently: [More information of uploader renhuailu]
 To Search:
  • [DEBOUNCE] - a small procedure, bouncing elimination
  • [electoniclock] - Abstract: the digital combination lock m
  • [Verilog] - Some small programs written using verilo
  • [VHDLxiaodou] - xiaodou
  • [switch] - The module is based on verilog pulsed hi
  • [keyscan] - verilog language; 4X4 keyboard scan for
File list (Check if you may need any files):
coe3dq4_lab1_2009\coe3dq4_lab1.pdf
.................\experiment1\experiment1.v
.................\..........2\convert_hex_to_seven_segment.v
.................\...........\experiment2.qsf
.................\...........\experiment2.v
.................\..........3a\experiment3a.qsf
.................\............\experiment3a.v
.................\............\experiment3a.vwf
.................\...........b\experiment3b.qsf
.................\............\experiment3b.v
.................\............\experiment3b.vwf
.................\..........4\convert_hex_to_seven_segment.v
.................\...........\experiment4.qsf
.................\...........\experiment4.v
.................\..........5\convert_hex_to_seven_segment.v
.................\...........\experiment5.qsf
.................\...........\experiment5.v
    

CodeBus www.codebus.net