Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: CPU_16_Beta_1.0 Download
 Description: VHDL CPU 16 a simple CPU in VHDL
 Downloaders recently: [More information of uploader sigmax6]
 To Search: VHDL CPU
  • [16 BIT RISC MCU IP] - 16 bit RISC MCU IP with 16 ops,if you wa
  • [cpu] - CPUC16 c design including alu, clock, me
  • [CPU] - 16-bit cpu with a simple VHDL language.
File list (Check if you may need any files):
CPU_16_Beta_1.0\.CPU_16_Beta_1_0_mem.vhd.swo
...............\.CPU_16_Beta_1_0_mem.vhd.swp
...............\.lso
...............\compxlib.cfg
...............\compxlib.log
...............\CPU_16_Beta_1.0.ise
...............\CPU_16_Beta_1.0.ntrc_log
...............\CPU_16_Beta_1.0.restore
...............\..............._xdb\cst.xbcd
...............\...................\tmp\ise\version
...............\...................\...\...\__OBJSTORE__\HierarchicalDesign\HDProject\HDProject
...............\...................\...\...\............\..................\.........\HDProject_StrTbl
...............\...................\...\...\............\..................\__stored_object_table__
...............\...................\...\...\............\PnAutoRun\Scripts\RunOnce_tcl
...............\...................\...\...\............\.........\.......\RunOnce_tcl_StrTbl
...............\...................\...\...\............\.rojectNavigator\dpm_project_main\dpm_project_main
...............\...................\...\...\............\................\................\dpm_project_main_StrTbl
...............\...................\...\...\............\................\................\NameMap
...............\...................\...\...\............\................\................\NameMap_StrTbl
...............\...................\...\...\............\................\__stored_objects__
...............\...................\...\...\............\................\__stored_objects___StrTbl
...............\...................\...\...\............\................\__stored_object_table__
...............\...................\...\...\............\................Gui\GuiProjectData
...............\...................\...\...\............\...................\GuiProjectData_StrTbl
...............\...................\...\...\............\xreport\Gc_RvReportViewer-Current-Module
...............\...................\...\...\............\.......\Gc_RvReportViewer-Current-Module_StrTbl
...............\...................\...\...\............\.......\Gc_RvReportViewer-Module-Data-CPU_16_Beta_1_0_cpu
...............\...................\...\...\............\.......\Gc_RvReportViewer-Module-Data-CPU_16_Beta_1_0_cpu_StrTbl
...............\...................\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default
...............\...................\...\...\............\.......\Gc_RvReportViewer-Module-DataFactory-Default_StrTbl
...............\...................\...\...\..REGISTRY__\Autonym\regkeys
...............\...................\...\...\............\bitgen\regkeys
...............\...................\...\...\............\common\regkeys
...............\...................\...\...\............\.pldfit\regkeys
...............\...................\...\...\............\Cs\regkeys
...............\...................\...\...\............\dumpngdio\regkeys
...............\...................\...\...\............\fuse\regkeys
...............\...................\...\...\............\HierarchicalDesign\HDProject\regkeys
...............\...................\...\...\............\..................\regkeys
...............\...................\...\...\............\hprep6\regkeys
...............\...................\...\...\............\idem\regkeys
...............\...................\...\...\............\map\regkeys
...............\...................\...\...\............\netgen\regkeys
...............\...................\...\...\............\.gc2edif\regkeys
...............\...................\...\...\............\...build\regkeys
...............\...................\...\...\............\..dbuild\regkeys
...............\...................\...\...\............\par\regkeys
...............\...................\...\...\............\ProjectNavigator\regkeys
...............\...................\...\...\............\................Gui\regkeys
...............\...................\...\...\............\runner\regkeys
...............\...................\...\...\............\SrcCtrl\regkeys
...............\...................\...\...\............\.TE\bitgen\regkeys
.............

CodeBus www.codebus.net