Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: codelock Download
 Description: Design a simple digital electronic locks, password 4. Function: 1, the password input: Each press of a button, requiring digital tube display, and turn left 2, password clear: clear the password input, and will enter the home as " 0000" 3, the password change: the current Enter the new password set 4, locking and unlocking.
 Downloaders recently: [More information of uploader hly7818]
  • [lockvhdl] - Ve a simple digital electronic locks, pa
  • [CodeLock] - Used to imitate the work of the code loc
  • [key] - Password lock controller Designed a pass
  • [ElectronicLocks] - Electronic locks on the three passwords,
  • [codelock] - VHDL language digital code lock, asynchr
File list (Check if you may need any files):
codelock
........\cmp_state.ini
........\codelock.asm.rpt
........\codelock.cdf
........\codelock.done
........\codelock.fit.eqn
........\codelock.fit.rpt
........\codelock.fit.summary
........\codelock.fld
........\codelock.flow.rpt
........\codelock.map.eqn
........\codelock.map.rpt
........\codelock.map.summary
........\codelock.MOD
........\codelock.pin
........\codelock.pof
........\codelock.ppl
........\codelock.qpf
........\codelock.qsf
........\codelock.qws
........\codelock.sof
........\codelock.tan.rpt
........\codelock.tan.summary
........\codelock.vhd
........\codelock_assignment_defaults.qdf
........\counter.vhd
........\db
........\..\codelock.asm.qmsg
........\..\codelock.cbx.xml
........\..\codelock.cmp.cdb
........\..\codelock.cmp.hdb
........\..\codelock.cmp.rdb
........\..\codelock.cmp.tdb
........\..\codelock.cmp0.ddb
........\..\codelock.db_info
........\..\codelock.eco.cdb
........\..\codelock.fit.qmsg
........\..\codelock.hier_info
........\..\codelock.hif
........\..\codelock.map.cdb
........\..\codelock.map.hdb
........\..\codelock.map.qmsg
........\..\codelock.pre_map.cdb
........\..\codelock.pre_map.hdb
........\..\codelock.psp
........\..\codelock.rpp.qmsg
........\..\codelock.rtlv.hdb
........\..\codelock.rtlv_sg.cdb
........\..\codelock.rtlv_sg_swap.cdb
........\..\codelock.sgate.rvd
........\..\codelock.sgdiff.cdb
........\..\codelock.sgdiff.hdb
........\..\codelock.signalprobe.cdb
........\..\codelock.sld_design_entry.sci
........\..\codelock.sld_design_entry_dsc.sci
........\..\codelock.syn_hier_info
........\..\codelock.tan.qmsg
........\..\codelock_cmp.qrpt
........\..\codelock_hier_info
........\..\codelock_syn_hier_info
........\debouncing.vhd
........\key_becoder.vhd
........\qq.vwf
........\reg_multiplexer.vhd
........\seven_segment.vhd
........\实验八 数字电子密码锁的设计实现.doc
    

CodeBus www.codebus.net