Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: counter_12 Download
 Description: Using the VHDL language of the 10 binary counter, there are asynchronous clears, synchronous set the number of functions,
 Downloaders recently: [More information of uploader lee_weixing]
 To Search:
  • [binarycount] - Asynchronous reset, synchronous purchase
  • [work1ADD8] - Combinational Circuit Design 8-bit adder
  • [work2CNT10] - Clear design with asynchronous and synch
  • [experiment4_play] - VHDL Experiment 4, an asynchronous reset
File list (Check if you may need any files):
counter_12\counter12.bgn
..........\counter12.bit
..........\counter12.bld
..........\counter12.cmd_log
..........\counter12.drc
..........\counter12.lso
..........\counter12.ncd
..........\counter12.ngc
..........\counter12.ngd
..........\counter12.ngr
..........\counter12.pad
..........\counter12.par
..........\counter12.pcf
..........\counter12.prj
..........\counter12.stx
..........\counter12.syr
..........\counter12.twr
..........\counter12.twx
..........\counter12.unroutes
..........\counter12.ut
..........\counter12.vhd
..........\counter12.xpi
..........\counter12.xst
..........\counter12_beh.prj
..........\counter12_guide.ncd
..........\counter12_isim_beh.exe
..........\counter12_isim_beh.wfs
..........\counter12_map.map
..........\counter12_map.mrp
..........\counter12_map.ncd
..........\counter12_map.ngm
..........\counter12_pad.csv
..........\counter12_pad.txt
..........\counter12_prev_built.ngd
..........\counter12_summary.html
..........\counter12_summary.xml
..........\counter12_usage.xml
..........\counter12_vhdl.prj
..........\counter_12.ise
..........\counter_12.ise_ISE_Backup
..........\counter_12.ntrc_log
..........\counter_12.restore
..........\device_usage_statistics.html
..........\genExpectedResults.cmd
..........\isim.cmd
..........\isim.hdlsourcefiles
..........\isim.log
..........\isimwavedata.xwv
..........\pepExtractor.prj
..........\results.txt
..........\simulate_dofile.log
..........\simulate_dofile.log_back
..........\tbw.ado
..........\tbw.ano
..........\tbw.ant
..........\tbw.fdo
..........\tbw.jhd
..........\tbw.tbw
..........\tbw.udo
..........\tbw.vhw
..........\tbw.xwv
..........\tbw.xwv.bak
..........\tbw.xwv_bak
..........\tbw_beh.prj
..........\tbw_bencher.prj
..........\tbw_gen.prj
..........\tbw_isim_beh.exe
..........\tbw_isim_beh.wfs
..........\tbw_selfcheck.ant
..........\tbw_selfcheck.vhw
..........\tbw_selfcheck_beh.vhd
..........\tbw_selfcheck_beh_0.vhd
..........\tbw_selfcheck_beh_1.vhd
..........\tbw_selfcheck_beh_2.vhd
..........\tbw_selfcheck_beh_3.vhd
..........\tbw_tbxr.exe
..........\test12.vhd
..........\test12_1.vhd
..........\test12_vhd.fdo
..........\test12_vhd.udo
..........\transcript
..........\vsim.wlf
..........\xilinxsim.ini
..........\__ISE_repository_counter_12.ise_.lock
..........\.xmsgs\bitgen.xmsgs
..........\......\fuse.xmsgs
..........\......\map.xmsgs
..........\......\ngdbuild.xmsgs
..........\......\par.xmsgs
..........\......\trce.xmsgs
..........\......\vhpcomp.xmsgs
..........\......\xst.xmsgs
..........\.ngo\netlist.lst
..........\xst\work\hdllib.ref
..........\...\....\hdpdeps.ref
..........\...\....\sub00\vhpl00.vho
..........\...\....\.....\vhpl01.vho
..........\...\dump.xst\counter12.prj\ntrc.scr
..........\work\_info
..........\....\test12_vhd\behavior.asm
    

CodeBus www.codebus.net