Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: xiaoshufenpin Download
 Description: FPGA-based implementation of a small multiple of sub-frequency code, widely used in digital communications.
 Downloaders recently: [More information of uploader 349745722]
 To Search: xiaoshufenpin
  • [2] - In vc6.0 under development using c++ cha
  • [C++_INPUT_OUTPUT[iostream]] - C++ INPUT_OUTPUT using iostream in conso
  • [paper] - design and implementation of complex alg
  • [Receiver] - OFDM receiver of the FPGA implementation
File list (Check if you may need any files):
华为小数分频\000001.tiff
............\000002.tiff
............\000003.tiff
............\000004.tiff
............\000005.tiff
............\000006.tiff
............\000007.tiff
............\000008.tiff
............\000009.tiff
............\000010.tiff
............\000011.tiff
华为小数分频
    

CodeBus www.codebus.net