Welcome!
[Sign In]
!
[Sign Up]
!
Front-page it
|
Collect it
| [
中国-简体中文
]
CodeBus
codebus.net
Hot search:
Source
embeded
web
remote control
p2p
game
More...
FAQ
Fav
Home
SourceCode
Web Code
Develop Tools
Document
E-Books
Other Resource
Get Coins
Member
Location:
Downloads
SourceCode
Embeded-SCM Develop
VHDL-FPGA-Verilog
Title:
itrl
Download
Category:
Other systems
Tags:
[Matlab]
[源码]
File Size:
4kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
zengguanjun
Description:
Intertwined in this program is to prepare its own random interleaving can achieve any arbitrary length of the intertwined dimensions of the implementation is more than the other type has the extension
Downloaders recently:
[
More information of uploader zengguanjun
]
To Search:
[
Turbomatlab
] - turbo codes Matlab simulation, process/s
[
rs1
] - integrity of the RS encryption simulatio
[
puke
] - C language development poker licensing p
[
Nonbinary_LDPC_slides
] - non-binary ldpc documents
[
interleave_sym
] - 1024 points intertwined procedures
[
matlab_turbo
] - Of the Turbo code matlab simulation prog
[
TheChannelCodingBasedOnGSM
] - The signal through the outer channel cod
[
CrossCorrelation
] - c# version of the cross-correlation comp
[
ldpcc_MaxLogSPA_dec_on_gfq
] - max log SPA decoder for non binary ldpc
File list
(Check if you may need any files):
交织\deintrl.m ....\intrl.m ....\交织 .doc 交织
Main Category
SourceCode
Web Code
Develop Tools
Document
Other resource
Category
About site
Total codes:
120
M
Total size:
1500
GB
Today updated:368
Members:1688565
Today members:634
Total members:198568
Downloaded:1200M
Sign UP
Help
Support
What's CodeBus
SiteMap
Contact us
CodeBus www.codebus.net
“CodeBus” is the largest source code store in internet!
1999-2018
CodeBus
All Rights Reserved.