Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: aes Download
 Description: Advanced Encryption Standard AES, FPGA implementation to support 128,256 key length format
 Downloaders recently: [More information of uploader dinxj]
  • [AESExample] - AES is a safety code for the use of info
  • [AES] - FPGA-based high-speed realization of the
  • [CoreAES128] - Full AES Simulation Code
  • [vhdl_source] - MP3 for XPLA3 XILINX.CPLD, must XILINX u
  • [aes_crypto_core_latest.tar] - Consecutive AES core Description of proj
  • [aes] - Xilinx achieved in AES encryption device
  • [AES] - AES VC6.0
  • [IPcore] - A very useful IP core resources, which i
  • [aescore] - FPGA-based AES algorithm implementation
  • [LIP1601CORE_des_3des] - DES & 3DES VHDL & Verilog code
File list (Check if you may need any files):
aes\addroundkey.vhd
...\aes_core.flow.rpt
...\aes_core.map.rpt
...\aes_core.map.summary
...\aes_core.qpf
...\aes_core.qsf
...\aes_core.qws
...\aes_core.vhd
...\aes_ecb_pkg.vhd
...\aes_fsm_decrypt.vhd
...\aes_fsm_encrypt.vhd
...\avs_aes.vhd
...\avs_aes_tb.vhd
...\keyexpansionV2.vhd
...\keygenerate.vhd
...\memory_word.vhd
...\mixcol.vhd
...\mixcol_fwd.vhd
...\mixcol_inv.vhd
...\mux2.vhd
...\mux3.vhd
...\sbox.hex
...\sbox.vhd
...\sboxM4k.vhd
...\sbox_arch1.vhd
...\sbox_inv.hex
...\shiftrow.vhd
...\shiftrow_fwd.vhd
...\shiftrow_inv.vhd
...\db\aes_core.cbx.xml
...\..\aes_core.cmp.rdb
...\..\aes_core.db_info
...\..\aes_core.eco.cdb
...\..\aes_core.map.qmsg
...\..\aes_core.map_bb.hdb
...\..\aes_core.map_bb.hdbx
...\..\aes_core.sld_design_entry.sci
...\..\aes_core.tis_db_list.ddb
...\..\prev_cmp_aes_core.map.qmsg
...\..\prev_cmp_aes_core.qmsg
...\db
aes
    

CodeBus www.codebus.net