Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_receive Download
 Description: Serial port receive data 44 8bit data, and will be spliced into four 8bit number of 32bit number, deposit into the ram in, you can see in system memory editro
 Downloaders recently: [More information of uploader 9124143]
 To Search:
  • [SRAMtest] - SRAM memory chip IS61LV25616AL test prog
  • [cyclic] - FPGA serial communication program, accep
  • [bpsk] - FPGA-Based Digital Modulator BPSK, for p
File list (Check if you may need any files):
uart_receive\baudrate9600.v
............\c2b32.v
............\dpram128_32.v
............\emif_receive.v
............\emif_receive_top.v
............\pin.tcl
............\ram128_32bit.v
uart_receive
    

CodeBus www.codebus.net