Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: jishuqi Download
 Description: Mainly patients with a component-based approach to achieve a decimal counter
 Downloaders recently: [More information of uploader huxiaoqin223]
 To Search:
  • [statem] - components cases with the level of desig
  • [cnt10] - VHDL language using a decimal counter, f
File list (Check if you may need any files): 
vhd源程序实现的十进制计数器（采用元件例化）\comp.vhd
...........................................\cout10.vhd
...........................................\freq.vhd
vhd源程序实现的十进制计数器（采用元件例化）

CodeBus www.codebus.net