Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: Timer Download
 Description: Assume that the system clock to 50MHz, the design of an electronic stopwatch test circuit, so the step by 0.01s to time. The electronic stopwatch with asynchronous clear and start/stop counting, the largest of Total to 59.99s, with digital display counts. With LED display into the digital signal to the minute.
 Downloaders recently: [More information of uploader dengypt]
 To Search: Timer.r
  • [miaobiao] - To do their own stopwatch, the program s
  • [My_Clock] - My first one made a VHDL code, and a sto
File list (Check if you may need any files):
Timer
.....\bcdcnt.bsf
.....\bcdcnt.v
.....\bcdcnt.v.bak
.....\bcdcnt.vwf
.....\button.bsf
.....\button.v
.....\button.v.bak
.....\clkdiv.bsf
.....\clkdiv.vwf
.....\clkdiv10.bsf
.....\clkdiv10.v
.....\clkdiv10.v.bak
.....\clkdiv100.bsf
.....\clkdiv100.v
.....\clkdiv100.v.bak
.....\clkdiv5000.bsf
.....\clkdiv5000.cvwf
.....\clkdiv5000.v
.....\clkdiv5000.v.bak
.....\db
.....\..\add_sub_3dc.tdf
.....\..\add_sub_4dc.tdf
.....\..\add_sub_4rh.tdf
.....\..\add_sub_59c.tdf
.....\..\add_sub_5dc.tdf
.....\..\add_sub_5rh.tdf
.....\..\add_sub_6dc.tdf
.....\..\add_sub_7dc.tdf
.....\..\add_sub_89c.tdf
.....\..\add_sub_8dc.tdf
.....\..\add_sub_8rh.tdf
.....\..\add_sub_9dc.tdf
.....\..\add_sub_adc.tdf
.....\..\add_sub_bdc.tdf
.....\..\add_sub_iac.tdf
.....\..\add_sub_jec.tdf
.....\..\add_sub_kec.tdf
.....\..\add_sub_ksh.tdf
.....\..\alt_u_div_4oe.tdf
.....\..\alt_u_div_4re.tdf
.....\..\alt_u_div_ite.tdf
.....\..\alt_u_div_oqe.tdf
.....\..\alt_u_div_ote.tdf
.....\..\alt_u_div_uqe.tdf
.....\..\alt_u_div_vqe.tdf
.....\..\lpm_divide_1vl.tdf
.....\..\lpm_divide_58m.tdf
.....\..\lpm_divide_80m.tdf
.....\..\lpm_divide_88m.tdf
.....\..\lpm_divide_b0m.tdf
.....\..\lpm_divide_e5m.tdf
.....\..\lpm_divide_r6m.tdf
.....\..\lpm_divide_rul.tdf
.....\..\lpm_divide_uul.tdf
.....\..\lpm_divide_vul.tdf
.....\..\prev_cmp_Timer.asm.qmsg
.....\..\prev_cmp_Timer.fit.qmsg
.....\..\prev_cmp_Timer.map.qmsg
.....\..\prev_cmp_Timer.qmsg
.....\..\prev_cmp_Timer.sim.qmsg
.....\..\prev_cmp_Timer.sta.qmsg
.....\..\prev_cmp_Timer.tan.qmsg
.....\..\sign_div_unsign_1nh.tdf
.....\..\sign_div_unsign_4nh.tdf
.....\..\sign_div_unsign_akh.tdf
.....\..\sign_div_unsign_klh.tdf
.....\..\sign_div_unsign_nlh.tdf
.....\..\sign_div_unsign_olh.tdf
.....\..\sign_div_unsign_qlh.tdf
.....\..\Timer.asm.qmsg
.....\..\Timer.cbx.xml
.....\..\Timer.cmp.bpm
.....\..\Timer.cmp.cdb
.....\..\Timer.cmp.ecobp
.....\..\Timer.cmp.hdb
.....\..\Timer.cmp.logdb
.....\..\Timer.cmp.rdb
.....\..\Timer.cmp.tdb
.....\..\Timer.cmp0.ddb
.....\..\Timer.cmp_bb.cdb
.....\..\Timer.cmp_bb.hdb
.....\..\Timer.cmp_bb.logdb
.....\..\Timer.cmp_bb.rcf
.....\..\Timer.dbp
.....\..\Timer.db_info
.....\..\Timer.eco.cdb
.....\..\Timer.eds_overflow
.....\..\Timer.fit.qmsg
.....\..\Timer.fnsim.hdb
.....\..\Timer.fnsim.qmsg
.....\..\Timer.hier_info
.....\..\Timer.hif
.....\..\Timer.map.bpm
.....\..\Timer.map.cdb
.....\..\Timer.map.ecobp
.....\..\Timer.map.hdb
.....\..\Timer.map.logdb
.....\..\Timer.map.qmsg
.....\..\Timer.map_bb.cdb
    

CodeBus www.codebus.net