Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: cnt10 Download
 Description: This is eda wrote 10 counter demonstration program, run successfully in the test chamber
 To Search: eda c
File list (Check if you may need any files):
cnt10\cnt10.asm.rpt
.....\cnt10.done
.....\cnt10.dpf
.....\cnt10.eda.rpt
.....\cnt10.fit.rpt
.....\cnt10.fit.smsg
.....\cnt10.fit.summary
.....\cnt10.flow.rpt
.....\cnt10.map.rpt
.....\cnt10.map.summary
.....\cnt10.pin
.....\cnt10.pof
.....\cnt10.qpf
.....\cnt10.qsf
.....\cnt10.qws
.....\cnt10.sof
.....\cnt10.tan.rpt
.....\cnt10.tan.summary
.....\cnt10.vhd
.....\说明.doc
.....\timing\primetime\cnt10.vho
.....\......\.........\cnt10_pt_vhd.tcl
.....\......\.........\cnt10_vhd.sdo
.....\simulation\activehdl\cnt10.vo
.....\..........\.........\cnt10_v.sdo
.....\db\cnt10.asm.qmsg
.....\..\cnt10.cbx.xml
.....\..\cnt10.cmp.cdb
.....\..\cnt10.cmp.hdb
.....\..\cnt10.cmp.kpt
.....\..\cnt10.cmp.logdb
.....\..\cnt10.cmp.rdb
.....\..\cnt10.cmp.tdb
.....\..\cnt10.cmp0.ddb
.....\..\cnt10.dbp
.....\..\cnt10.db_info
.....\..\cnt10.eco.cdb
.....\..\cnt10.eda.qmsg
.....\..\cnt10.fit.qmsg
.....\..\cnt10.hier_info
.....\..\cnt10.hif
.....\..\cnt10.map.cdb
.....\..\cnt10.map.hdb
.....\..\cnt10.map.logdb
.....\..\cnt10.map.qmsg
.....\..\cnt10.pre_map.cdb
.....\..\cnt10.pre_map.hdb
.....\..\cnt10.psp
.....\..\cnt10.rtlv.hdb
.....\..\cnt10.rtlv_sg.cdb
.....\..\cnt10.rtlv_sg_swap.cdb
.....\..\cnt10.sgdiff.cdb
.....\..\cnt10.sgdiff.hdb
.....\..\cnt10.signalprobe.cdb
.....\..\cnt10.sld_design_entry.sci
.....\..\cnt10.sld_design_entry_dsc.sci
.....\..\cnt10.syn_hier_info
.....\..\cnt10.tan.qmsg
.....\timing\primetime
.....\simulation\activehdl
.....\timing
.....\simulation
.....\db
cnt10
    

CodeBus www.codebus.net