Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Other assembly language
Title: sin Download
 Description: sin sine wave generation DDS FPGA VHDL language
 Downloaders recently: [More information of uploader 619598881]
 To Search: Sin FPGA
  • [dds] - FPGA realization of DDS, f = 90kHZ ~ 5MH
  • [TKC7524jiekoudianluchengxu] - TLC7524 output under the control of timi
  • [dds31] - FPGA Microcontroller Development sine sq
  • [dds] - Using DDS technology, the use of FPGA ch
  • [DDS-FM-FPGA] - DDS introduced, FM Signal Generator! FM
  • [sin7] - DDS FPGA 正弦波 VHDL语言
  • [fpga] - Fpga write VHDL program can generate tri
File list (Check if you may need any files):
用vhdl语言编写的基于FPGA的波形发生器\box\allwave.mif
....................................\...\allwave.vhd
....................................\...\BOX.asm.rpt
....................................\...\BOX.cdf
....................................\...\BOX.done
....................................\...\BOX.fit.eqn
....................................\...\BOX.fit.rpt
....................................\...\BOX.fit.summary
....................................\...\BOX.flow.rpt
....................................\...\BOX.map.eqn
....................................\...\BOX.map.rpt
....................................\...\BOX.map.summary
....................................\...\BOX.pin
....................................\...\BOX.pof
....................................\...\BOX.qpf
....................................\...\BOX.qsf
....................................\...\BOX.qws
....................................\...\BOX.sim.rpt
....................................\...\BOX.sof
....................................\...\BOX.tan.rpt
....................................\...\BOX.tan.summary
....................................\...\BOX.vhd
....................................\...\BOX.vwf
....................................\...\db\add_sub_4rh.tdf
....................................\...\..\add_sub_5rh.tdf
....................................\...\..\add_sub_8rh.tdf
....................................\...\..\add_sub_ish.tdf
....................................\...\..\altsyncram_dpu.tdf
....................................\...\..\altsyncram_sfa2.tdf
....................................\...\..\altsyncram_tjb2.tdf
....................................\...\..\BOX.asm.qmsg
....................................\...\..\BOX.cbx.xml
....................................\...\..\BOX.cmp.cdb
....................................\...\..\BOX.cmp.hdb
....................................\...\..\BOX.cmp.qrpt
....................................\...\..\BOX.cmp.rdb
....................................\...\..\BOX.cmp.tdb
....................................\...\..\BOX.cmp0.ddb
....................................\...\..\BOX.dbp
....................................\...\..\BOX.db_info
....................................\...\..\BOX.eco.cdb
....................................\...\..\BOX.eds_overflow
....................................\...\..\BOX.fit.qmsg
....................................\...\..\BOX.fnsim.cdb
....................................\...\..\BOX.fnsim.hdb
....................................\...\..\BOX.fnsim.qmsg
....................................\...\..\BOX.hier_info
....................................\...\..\BOX.hif
....................................\...\..\BOX.map.cdb
....................................\...\..\BOX.map.hdb
....................................\...\..\BOX.map.qmsg
....................................\...\..\BOX.pre_map.cdb
....................................\...\..\BOX.pre_map.hdb
....................................\...\..\BOX.psp
....................................\...\..\BOX.rtlv.hdb
....................................\...\..\BOX.rtlv_sg.cdb
....................................\...\..\BOX.rtlv_sg_swap.cdb
....................................\...\..\BOX.sgdiff.cdb
....................................\...\..\BOX.sgdiff.hdb
....................................\...\..\BOX.signalprobe.cdb
....................................\...\..\BOX.sim.hdb
....................................\...\..\BOX.sim.qmsg
....................................\...\..\BOX.sim.rdb
....................................\...\..\BOX.sld_design_entry.sci
....................................\...\..\BOX.sld_design_entry_dsc.sci
....................................\...\..\BOX.smp_dump.txt
....................................\...\..\BOX.syn_hier_info
....................................\...\..\BOX.tan.qmsg
....................................\...\..\cmpr_fnh.tdf
....................................\...\..\cntr_0id.tdf
....................................\...\..\cntr_mbb.tdf
....................................\...\..\cntr_tia.tdf
..............................

CodeBus www.codebus.net