Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: keydebounce Download
 Description: Key consumer shake, based on BLOCK input
 Downloaders recently: [More information of uploader 457651178]
 To Search:
  • [VHDL7] - A VHDL button to eliminate jitter and di
  • [sw_debounce] - This is the key debounce test, with good
File list (Check if you may need any files):
按键消抖\db\debounce1.asm.qmsg
........\..\debounce1.asm_labs.ddb
........\..\debounce1.cbx.xml
........\..\debounce1.cmp.cdb
........\..\debounce1.cmp.hdb
........\..\debounce1.cmp.logdb
........\..\debounce1.cmp.qrpt
........\..\debounce1.cmp.rdb
........\..\debounce1.cmp.tdb
........\..\debounce1.cmp0.ddb
........\..\debounce1.cmp2.ddb
........\..\debounce1.dbp
........\..\debounce1.db_info
........\..\debounce1.eco.cdb
........\..\debounce1.fit.qmsg
........\..\debounce1.hier_info
........\..\debounce1.hif
........\..\debounce1.map.cdb
........\..\debounce1.map.hdb
........\..\debounce1.map.logdb
........\..\debounce1.map.qmsg
........\..\debounce1.pre_map.cdb
........\..\debounce1.pre_map.hdb
........\..\debounce1.psp
........\..\debounce1.rtlv.hdb
........\..\debounce1.rtlv_sg.cdb
........\..\debounce1.rtlv_sg_swap.cdb
........\..\debounce1.sgdiff.cdb
........\..\debounce1.sgdiff.hdb
........\..\debounce1.signalprobe.cdb
........\..\debounce1.sld_design_entry.sci
........\..\debounce1.sld_design_entry_dsc.sci
........\..\debounce1.syn_hier_info
........\..\debounce1.tan.qmsg
........\debounce1.asm.rpt
........\debounce1.bsf
........\debounce1.done
........\debounce1.fit.eqn
........\debounce1.fit.rpt
........\debounce1.fit.summary
........\debounce1.flow.rpt
........\debounce1.map.eqn
........\debounce1.map.rpt
........\debounce1.map.summary
........\debounce1.pin
........\debounce1.pof
........\debounce1.qpf
........\debounce1.qsf
........\debounce1.qws
........\debounce1.sof
........\debounce1.tan.rpt
........\debounce1.tan.summary
........\debounce1.vhd
........\db
按键消抖
    

CodeBus www.codebus.net