Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: divide Download
 Description: Verilog frequency on the sub-procedures such as the duty cycle of non-duty-cycle fractional odd frequency, etc.
 Downloaders recently: [More information of uploader a03i]
 To Search:
  • [any_div_freq] - Can be arbitrary points on the input clo
  • [frenquent] - Divider of some procedures. Including th
File list (Check if you may need any files):
divide\10.1分频\ten_point_one_div.v
......\5.5分频\divide5_5.v
......\占空比为33%和66%的3分频\divide3_1.v
......\.......................\divide3_2.v
......\.......................\divide3_3.v
......\........50%的3分频\divide3.v
......\用状态机实现分频\divide.v
......\10.1分频
......\5.5分频
......\占空比为33%和66%的3分频
......\占空比为50%的3分频
......\用状态机实现分频
divide
    

CodeBus www.codebus.net