Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: SinglePeriodCPU Download
 Description: single period CPU
 Downloaders recently: [More information of uploader lj_071221066]
 To Search:
  • [SinglecycleCPU] - This file is written in Verilog to achie
  • [simpleCPUdesign] - This document describes a simple single-
  • [cpu_1] - mips one cycle cpu design,run quick sort
  • [mips] - MIPS CPU
  • [CPU] - Complete a multi-cycle CPU design, quart
File list (Check if you may need any files):
CPU_071221058\ALU.v
.............\ALUcontrol.v
.............\CPU.asm.rpt
.............\CPU.done
.............\CPU.fit.rpt
.............\CPU.fit.smsg
.............\CPU.fit.summary
.............\CPU.flow.rpt
.............\CPU.map.rpt
.............\CPU.map.smsg
.............\CPU.map.summary
.............\CPU.pin
.............\CPU.pof
.............\CPU.qpf
.............\CPU.qsf
.............\CPU.qws
.............\CPU.sim.rpt
.............\CPU.sof
.............\CPU.tan.rpt
.............\CPU.tan.summary
.............\CPU.v
.............\db\altsyncram_1pi1.tdf
.............\..\altsyncram_26n1.tdf
.............\..\CPU.asm.qmsg
.............\..\CPU.asm_labs.ddb
.............\..\CPU.cbx.xml
.............\..\CPU.cmp.bpm
.............\..\CPU.cmp.cdb
.............\..\CPU.cmp.ecobp
.............\..\CPU.cmp.hdb
.............\..\CPU.cmp.logdb
.............\..\CPU.cmp.rdb
.............\..\CPU.cmp.tdb
.............\..\CPU.cmp0.ddb
.............\..\CPU.cmp2.ddb
.............\..\CPU.cmp_bb.cdb
.............\..\CPU.cmp_bb.hdb
.............\..\CPU.cmp_bb.logdb
.............\..\CPU.cmp_bb.rcf
.............\..\CPU.dbp
.............\..\CPU.db_info
.............\..\CPU.eco.cdb
.............\..\CPU.eds_overflow
.............\..\CPU.fit.qmsg
.............\..\CPU.hier_info
.............\..\CPU.hif
.............\..\CPU.map.bpm
.............\..\CPU.map.cdb
.............\..\CPU.map.ecobp
.............\..\CPU.map.hdb
.............\..\CPU.map.logdb
.............\..\CPU.map.qmsg
.............\..\CPU.map_bb.cdb
.............\..\CPU.map_bb.hdb
.............\..\CPU.map_bb.logdb
.............\..\CPU.pre_map.cdb
.............\..\CPU.pre_map.hdb
.............\..\CPU.psp
.............\..\CPU.pss
.............\..\CPU.rtlv.hdb
.............\..\CPU.rtlv_sg.cdb
.............\..\CPU.rtlv_sg_swap.cdb
.............\..\CPU.sgdiff.cdb
.............\..\CPU.sgdiff.hdb
.............\..\CPU.signalprobe.cdb
.............\..\CPU.sim.cvwf
.............\..\CPU.sim.hdb
.............\..\CPU.sim.qmsg
.............\..\CPU.sim.rdb
.............\..\CPU.sld_design_entry.sci
.............\..\CPU.sld_design_entry_dsc.sci
.............\..\CPU.syn_hier_info
.............\..\CPU.tan.qmsg
.............\..\CPU.tis_db_list.ddb
.............\..\CPU_global_asgn_op.abo
.............\..\prev_cmp_CPU.asm.qmsg
.............\..\prev_cmp_CPU.fit.qmsg
.............\..\prev_cmp_CPU.map.qmsg
.............\..\prev_cmp_CPU.qmsg
.............\..\prev_cmp_CPU.sim.qmsg
.............\..\prev_cmp_CPU.tan.qmsg
.............\..\wed.wsf
.............\Extender.v
.............\incremental_db\compiled_partitions\CPU.root_partition.cmp.atm
.............\..............\...................\CPU.root_partition.cmp.dfp
.............\..............\...................\CPU.root_partition.cmp.hdbx
.............\..............\...................\CPU.root_partition.cmp.kpt
.............\..............\...................\CPU.root_partition.cmp.logdb
.............\..............\...................\CPU.root_partition.cmp.rcf
.............\..............\...................\CPU.root_partition.map.atm
.............\..............\...................\CPU.root_partition.map.dpi
.............\..............\...................\CPU.root_partition.map.hdbx
.............\..............\...................\CPU.root_partition.map.kpt
.............\..............\README
.............\Mux.v
.............\Prezero.v
.............\RegGroup.v
.............\Shifter.v
.............\signed_adder_subtractor.v
.............\test.vwf
    

CodeBus www.codebus.net