Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: count100 Download
 Description: VHDL language with the binary counter 100, count to 99 after the clear
 Downloaders recently: [More information of uploader wangsha-shuai]
 To Search: count100
  • [fangzhen] - VHDL code: Using the principle of freque
  • [adder] - Basic combinational circuits with asynch
  • [counter60] - THE DESIGN OF THE COUNTER
File list (Check if you may need any files):
count100\cmp_state.ini
........\CNT10.asm.rpt
........\CNT10.cdf
........\CNT10.done
........\CNT10.fit.eqn
........\CNT10.fit.rpt
........\CNT10.fit.summary
........\CNT10.flow.rpt
........\CNT10.map.eqn
........\CNT10.map.rpt
........\CNT10.map.summary
........\CNT10.pin
........\CNT10.pof
........\CNT10.qpf
........\CNT10.qsf
........\CNT10.qws
........\CNT10.sim.rpt
........\CNT10.sof
........\CNT10.tan.rpt
........\CNT10.tan.summary
........\CNT10.vhd
........\CNT10.vwf
........\CNT10_assignment_defaults.qdf
........\db\add_sub_bnh.tdf
........\..\add_sub_fnh.tdf
........\..\CNT10.db_info
........\..\CNT10.eco.cdb
........\..\CNT10.sim.vwf
........\..\CNT10.sld_design_entry.sci
........\..\CNT10_cmp.qrpt
........\..\CNT10_sim.qrpt
........\..\mux_19c.tdf
........\..\mux_hac.tdf
........\db
count100
    

CodeBus www.codebus.net