Viterbi VHDL decoding to achieveVHDL decoding to a

Title: Viterbi

Download

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
145kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
f10pkf22

Description: VHDL Viterbi decoding to achieveVHDL Viterbi decoding to achieve

Downloaders recently: [More information of uploader f10pkf22]

To Search: viterbi viterbi vhdl

[216Viterbi] - (2,1,6) format viterbi decoding, soft de
[viterbi] - Convolutional code encoder and Viterbi d
[husw] - Language Design with VHDL Viterbi decode
[viterbi] - verilog program to achieve the (2,1,4) c
[viterbi5] - implemented viterbi in vhdl
[viterbi] - viterbi decoder with convolutional encod
[79419138ViterbiFPGA] - Viterbi algorithm is used for Forward Er
[viterbi] - Viterbi algorithm for speech signals sim
[viterbidecoder] - viterbi
[CommunicationPrograms] - This is a relatively small communication

File list (Check if you may need any files):

Viterbi\acsadd.v
.......\acsCombine.v
.......\acsCompare.v
.......\acsunit.v
.......\distance.v
.......\dRam.v
.......\smaller.v
.......\tb_trace.v
.......\Viterbi.ise
.......\Viterbi.ise_ISE_Backup
.......\Viterbi.restore
.......\Viterbi.v
.......\Viterbi_summary.html
.......\_xmsgs
.......\__ISE_repository_Viterbi.ise_.lock
Viterbi

Main Category

SourceCode

Web Code

Develop Tools

Document

Other resource

Category

About site

CodeBus www.codebus.net