Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: AUTO_START Download
 Description: verilog code written in easy to use can be self-starting of the seven binary counter
 Downloaders recently: [More information of uploader fangjijun66]
 To Search:
File list (Check if you may need any files): 
能自启动的七进制计数器\jishu7.v
......................\jishu7_top.v
......................\transcript
能自启动的七进制计数器

CodeBus www.codebus.net