Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: recover Download
 Description: VHDL design of HDB3 decoder, using four yards before the shift register to determine the yuan 1/0, resulting in output has five delay.
 Downloaders recently: [More information of uploader wang-xuchen]
 To Search:
File list (Check if you may need any files):
recover\cmp_state.ini
.......\db\add_sub_ith.tdf
.......\..\mux_gdc.tdf
.......\..\mux_qpc.tdf
.......\..\recover.cbx.xml
.......\..\recover.cmp.rdb
.......\..\recover.db_info
.......\..\recover.eco.cdb
.......\..\recover.eds_overflow
.......\..\recover.fnsim.cdb
.......\..\recover.fnsim.hdb
.......\..\recover.hier_info
.......\..\recover.hif
.......\..\recover.map.cdb
.......\..\recover.map.hdb
.......\..\recover.map.logdb
.......\..\recover.map.qmsg
.......\..\recover.pre_map.cdb
.......\..\recover.pre_map.hdb
.......\..\recover.psp
.......\..\recover.rtlv.hdb
.......\..\recover.rtlv_sg.cdb
.......\..\recover.rtlv_sg_swap.cdb
.......\..\recover.sgdiff.cdb
.......\..\recover.sgdiff.hdb
.......\..\recover.sim.hdb
.......\..\recover.sim.qmsg
.......\..\recover.sim.rdb
.......\..\recover.sim.vwf
.......\..\recover.sld_design_entry.sci
.......\..\recover.sld_design_entry_dsc.sci
.......\..\recover.syn_hier_info
.......\..\recover_cmp.qrpt
.......\..\recover_sim.qrpt
.......\recover.done
.......\recover.flow.rpt
.......\recover.map.eqn
.......\recover.map.rpt
.......\recover.map.summary
.......\recover.qpf
.......\recover.qsf
.......\recover.qws
.......\recover.sim.rpt
.......\recover.vhd
.......\recover.vwf
.......\db
recover
    

CodeBus www.codebus.net