Description: I learned VHDL course design is multi-functional digital clock, there is an alarm clock, stopwatch functions, multi-Zhi Jiao
To Search:
- [biyeshej] - digitalclock
- [taxi] - Use verilog to write a taxi based cpld b
- [timer] - This is an FPGA-based design of multi-fu
File list (Check if you may need any files):
vhd_design.doc
Download