Description: CS valid after the first 1.5 to 2 conversion cycle, ADS7816 sampling the input signal, this time three-state output pin Dout was, DCL K after the first two falling, Dout enable and outputs a clock cycle of low invalid signal, in the next 12 DCL K cycle, Dout output conversion results, the output data format is the most significant bit (B11-bit) in the former, when the least significant bit (B0-bit) output, if the CS becomes high potential, then the end of a conversion, the maximum conversion rate of 200kHz
- [TLC5618] - Several commonly used AD/DA driver, very
- [ads7816] - This is the serial AD acquisition of rea
- [ads7816] - 12 ads7816 read two ways: SPI mode and m
- [ads7816] - ads7816 small program on the microcontro
File list (Check if you may need any files):
ads7816.c
Download