Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: calculator Download
 Description: Set up a class, but also smell and long, is a calculator written using verilog, corresponding to a sopc innovative science and technology development platform, the keyboard scan, seven-segment LED will be parallel decode and output, upload the entire project, In the normal development platform, the main program segment written in a more naive, I hope Members can throw jade. Note: The main program segment is expected to make eight calculators, and later because the experimental platform is only six digits after the two did not desperation then, the main program of the ac problems did not result in the development of platforms, compressed bag of Figure is the main program under the simulation diagram in quartus, development environment is quartus, do not know which of the election. Last: initial upload please correct me
 Downloaders recently: [More information of uploader 874456324]
 To Search: sopc seven segment
  • [shuzixitongshiyan] - This QuartusII beginners to use, which i
  • [LCD] - Quartus, Sopc Builder to build the CPU,
  • [51Calculator] - It is based on 51 single-chip multi-func
File list (Check if you may need any files):
db\add_sub_lkc.tdf
..\add_sub_mkc.tdf
..\altsyncram_5pu.tdf
..\altsyncram_6pu.tdf
..\altsyncram_opu.tdf
..\altsyncram_ppu.tdf
..\alt_u_div_03f.tdf
..\alt_u_div_26f.tdf
..\alt_u_div_46f.tdf
..\alt_u_div_c5f.tdf
..\alt_u_div_eve.tdf
..\alt_u_div_g2f.tdf
..\alt_u_div_g5f.tdf
..\alt_u_div_i2f.tdf
..\alt_u_div_k5f.tdf
..\alt_u_div_l5f.tdf
..\alt_u_div_m5f.tdf
..\alt_u_div_mve.tdf
..\alt_u_div_n5f.tdf
..\alt_u_div_q2f.tdf
..\alt_u_div_q5f.tdf
..\alt_u_div_s5f.tdf
..\alt_u_div_u5f.tdf
..\jisuanqi.asm.qmsg
..\jisuanqi.asm_labs.ddb
..\jisuanqi.cbx.xml
..\jisuanqi.cmp.bpm
..\jisuanqi.cmp.cdb
..\jisuanqi.cmp.ecobp
..\jisuanqi.cmp.hdb
..\jisuanqi.cmp.logdb
..\jisuanqi.cmp.rdb
..\jisuanqi.cmp.tdb
..\jisuanqi.cmp0.ddb
..\jisuanqi.cmp2.ddb
..\jisuanqi.cmp_bb.cdb
..\jisuanqi.cmp_bb.hdb
..\jisuanqi.cmp_bb.logdb
..\jisuanqi.cmp_bb.rcf
..\jisuanqi.dbp
..\jisuanqi.db_info
..\jisuanqi.eco.cdb
..\jisuanqi.fit.qmsg
..\jisuanqi.hier_info
..\jisuanqi.hif
..\jisuanqi.map.bpm
..\jisuanqi.map.cdb
..\jisuanqi.map.ecobp
..\jisuanqi.map.hdb
..\jisuanqi.map.logdb
..\jisuanqi.map.qmsg
..\jisuanqi.map_bb.cdb
..\jisuanqi.map_bb.hdb
..\jisuanqi.map_bb.logdb
..\jisuanqi.pre_map.cdb
..\jisuanqi.pre_map.hdb
..\jisuanqi.psp
..\jisuanqi.pss
..\jisuanqi.rtlv.hdb
..\jisuanqi.rtlv_sg.cdb
..\jisuanqi.rtlv_sg_swap.cdb
..\jisuanqi.sgdiff.cdb
..\jisuanqi.sgdiff.hdb
..\jisuanqi.signalprobe.cdb
..\jisuanqi.sld_design_entry.sci
..\jisuanqi.sld_design_entry_dsc.sci
..\jisuanqi.syn_hier_info
..\jisuanqi.tan.qmsg
..\jisuanqi.tis_db_list.ddb
..\jisuanqi0.rtl.mif
..\keyboard0.rtl.mif
..\lpm_divide_0dm.tdf
..\lpm_divide_0gm.tdf
..\lpm_divide_28m.tdf
..\lpm_divide_2gm.tdf
..\lpm_divide_38m.tdf
..\lpm_divide_4gm.tdf
..\lpm_divide_68m.tdf
..\lpm_divide_78m.tdf
..\lpm_divide_7gm.tdf
..\lpm_divide_98m.tdf
..\lpm_divide_dem.tdf
..\lpm_divide_h6m.tdf
..\lpm_divide_l6m.tdf
..\lpm_divide_o6m.tdf
..\lpm_divide_rfm.tdf
..\lpm_divide_scm.tdf
..\lpm_divide_tfm.tdf
..\lpm_divide_vfm.tdf
..\mult_4111.tdf
..\mult_5111.tdf
..\mult_8111.tdf
..\mult_b111.tdf
..\mult_d111.tdf
..\mult_g111.tdf
..\mult_gv01.tdf
..\mult_mv01.tdf
..\prev_cmp_jisuanqi.asm.qmsg
..\prev_cmp_jisuanqi.fit.qmsg
..\prev_cmp_jisuanqi.map.qmsg
    

CodeBus www.codebus.net