Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: 1DCT_VHDL Download
 Description: VHDL Behavioral Model for 1D DCT operation Algorithm : Calculates the 1D DCT coefficients. DCT Points range from 8 to 32. There is double buffering at the input, to allow continuous usage of DCT engine.
 Downloaders recently: [More information of uploader nulljke]
  • [MATLAB(DCTDWT).Rar] - digital watermark image of the program t
  • [erweiDCT] - A one-dimensional DCT to improve program
  • [quantizer] - The DCT of source code Core was tested o
  • [dct] - 2-D DCT-source, you can realize 8 x 8 da
  • [dct-code] - Discrete cosine transform VHDL realizati
  • [dct] - Mainly DCT transform source for your inf
  • [DCT] - Discrete cosine transform to compress da
  • [dct] - With VHDL language to achieve the optima
  • [Rocket] - In design of large-scale access converge
File list (Check if you may need any files):
1DCT_VHDL.doc
    

CodeBus www.codebus.net